

# The basics of logic design: Sequential logic, combinational logic

Yipeng Huang

Rutgers University

April 26, 2022

# Table of contents

Announcements

PA6 Part 1: comparator

Basic gates

More-than-2-input gates

PA6 Part 2: sevenSegmentDisplayE

The set of logic gates {NOT, AND, OR} is universal

Sequential logic

SR latch

SRAM cell

Combinational logic

Decoders

Multiplexers

PA6 Demo code: directMapped read logic

# Announcements

## Class session plan

- ▶ 4/26: Diving deeper: Digital logic. (CS:APP Chapter 4.2) (Recommended reading: Patterson & Hennessy, Computer organization and design, appendix on "The Basics of Logic Design." Available online via Rutgers Libraries)
- ▶ 4/28: Survey of advanced topics in computer architecture.

## Programming assignment 6

- ▶ Out now. Two week work time. Due May 10.
- ▶ Gain experience in digital logic, the building blocks of computers. Comparators, multiplexers, adders. Cumulative review of important topics in this class.

# Combinational vs. sequential logic

## Combinational logic

- ▶ No internal state nor memory
- ▶ Output depends entirely on input
- ▶ Examples: NOT, AND, NAND, OR, NOR, XOR, XNOR gates, comparators, decoders, multiplexers, adders.

## Sequential logic

- ▶ Has internal state (memory)
- ▶ Output depends on the inputs and also internal state
- ▶ Examples: latches, flip-flops, Mealy and Moore machines, registers, pipelines, SRAMs, caches.

# Table of contents

Announcements

PA6 Part 1: comparator

- Basic gates

- More-than-2-input gates

PA6 Part 2: sevenSegmentDisplayE

- The set of logic gates {NOT, AND, OR} is universal

Sequential logic

- SR latch

- SRAM cell


Combinational logic

- Decoders

- Multiplexers


PA6 Demo code: directMapped read logic

## XOR gate, XNOR gate



$A$	$B$	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0


Table: Truth table for XOR gate



$A$	$B$	$\overline{A \oplus B}$
0	0	1
0	1	0
1	0	0
1	1	1

Table: Truth table for XNOR gate



## More-than-2-input AND gate



$A$	$B$	$C$	$ABC$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

**Table:** Truth table for three-input AND gate

## More-than-2-input OR gate



A	B	C	A + B + C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Table: Truth table for three-input OR gate



# Table of contents

Announcements

PA6 Part 1: comparator

Basic gates

More-than-2-input gates

PA6 Part 2: sevenSegmentDisplayE

The set of logic gates {NOT, AND, OR} is universal

Sequential logic

SR latch

SRAM cell

Combinational logic

Decoders

Multiplexers

PA6 Demo code: directMapped read logic

The set of logic gates {NOT, AND, OR} is universal






Figure: Source: CS:APP

# The set of logic gates {NOT, AND, OR} is universal


- ▶ Any truth table can be expressed as sum of products form.
- ▶ Write each row with output 1 as a product (minterm).
- ▶ Sum the products (minterm).
- ▶ Forms a disjunctive normal form (DNF).
- ▶  $D = \bar{A}\bar{B}\bar{C} + A\bar{B}C$
- ▶ Always only needs NOT, AND, OR gates.

## Logical Completeness

Can implement ANY truth table with AND, OR, NOT.

A	B	C	D
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Sum of products  
OR of AND clauses



1. AND combinations that yield a "1" in the truth table.

2. OR the results of the AND gates.

# Table of contents

Announcements

PA6 Part 1: comparator

Basic gates

More-than-2-input gates

PA6 Part 2: sevenSegmentDisplayE

The set of logic gates {NOT, AND, OR} is universal

Sequential logic

SR latch

SRAM cell

Combinational logic

Decoders

Multiplexers

PA6 Demo code: directMapped read logic

# Sequential logic




Figure: Source: Mano & Kime

# Combinational vs. sequential logic

## Combinational logic

- ▶ No internal state nor memory
- ▶ Output depends entirely on input
- ▶ Examples: NOT, AND, NAND, OR, NOR, XOR, XNOR gates, decoders, multiplexers.

## Sequential logic

- ▶ Has internal state (memory)
- ▶ Output depends on the inputs and also internal state
- ▶ Examples: latches, flip-flops, Mealy and Moore machines, registers, pipelines, SRAMs.

# The simplest sequential logic element: The set/reset (SR) latch

## SR latch

- Latch constructed of cross-coupled NOR gates





Figure: Source: Mano & Kime

# The simplest sequential logic element: The set/reset (SR) latch

SR latch



R	S	Q	$\overline{Q}$
0	0	Q	$\overline{Q}$
0	1	1	0
1	0	0	1
1	1		

Hold previous value

Figure: Source: Mano & Kime



# 6 transistor SRAM cell





Figure: Source: Wikimedia


# Asynchronous / Synchronous circuits

## Timing

Circuit:



Voltages over time:



# Table of contents

## Announcements

## PA6 Part 1: comparator

- Basic gates

- More-than-2-input gates

## PA6 Part 2: sevenSegmentDisplayE

- The set of logic gates {NOT, AND, OR} is universal

## Sequential logic

- SR latch

- SRAM cell

## Combinational logic

- Decoders

- Multiplexers

## PA6 Demo code: directMapped read logic

# Combinational vs. sequential logic

## Combinational logic

- ▶ No internal state nor memory
- ▶ Output depends entirely on input
- ▶ Examples: NOT, AND, NAND, OR, NOR, XOR, XNOR gates, decoders, multiplexers.

## Sequential logic

- ▶ Has internal state (memory)
- ▶ Output depends on the inputs and also internal state
- ▶ Examples: latches, flip-flops, Mealy and Moore machines, registers, pipelines, SRAMs.

# Decoders

Takes  $n$ -bit input, uses it as an index to enable exactly one of  $2^n$  outputs

## Internal design of 1:2 decoder

---




Figure: Source: Mano & Kime

# Decoders

## Hierarchical design of decoder (2:4 decoder)

Takes n-bit input, uses it as an index to enable exactly one of  $2^n$  outputs





Figure: Source: Mano & Kime

# Decoders

## Decoder (3:8)

Takes n-bit input, uses it as an index to enable exactly one of  $2^n$  outputs

Hierarchical design: use small decoders to build bigger decoder



Note:  $A_2$  "selects" whether the 2-to-4 line decoder is active in the top half ( $A_2=0$ ) or the bottom ( $A_2=1$ )

Figure: Source: Mano & Kime

# Multiplexers

Using n-bit selector input, select among one of  $2^n$  choices




Figure: Source: CS:APP



# Multiplexers

Using n-bit selector input, select among one of  $2^n$  choices





Figure: Source: CS:APP

# Multiplexers

## Internal mux organization

3-26

Using n-bit selector input, select among one of  $2^n$  choices



© 2008 Pearson Education, Inc.  
M. Morris Mano & Charles R. Kime  
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Figure: Source: Mano & Kime

# Table of contents

## Announcements

## PA6 Part 1: comparator

- Basic gates

- More-than-2-input gates

## PA6 Part 2: sevenSegmentDisplayE

- The set of logic gates {NOT, AND, OR} is universal

## Sequential logic

- SR latch

- SRAM cell

## Combinational logic

- Decoders

- Multiplexers

## PA6 Demo code: directMapped read logic

# directMapped read logic