Machine-Level Representation of Programs: Instruction set architectures

Yipeng Huang

Rutgers University

March 6, 2023

Table of contents

Announcements

Quizzes and programming assignments

Reading assignments

Floats: Understanding its design

Deep understanding 1: Why is exp field encoded using bias?

Deep understanding 2: Why have denormalized numbers?

Deep understanding 3: Why is bias chosen to be $2^{k-1} - 1$?

Floats: Properties

Floating point multiplication

Properties of floating point

Computer organization: A primer

Assembly code: Human readable representation of machine code

Instruction set architectures

swap.s: Assembly implementation of function that swaps memory contents

Data size and IA32, x86, and x86-64 registers

Quizzes and programming assignments

Short quiz 5

▶ Due Friday. All about floats.

Programming assignment 3

► Has been out, due Friday before spring break.

Reading assignments

CS:APP Chapters 3.1-3.4

Table of contents

Announcements

Quizzes and programming assignments

Reading assignments

Floats: Understanding its design

Deep understanding 1: Why is exp field encoded using bias?

Deep understanding 2: Why have denormalized numbers?

Deep understanding 3: Why is bias chosen to be $2^{k-1} - 1$?

Floats: Properties

Floating point multiplication

Properties of floating point

Computer organization: A primer

Assembly code: Human readable representation of machine code

Instruction set architectures

swap.s: Assembly implementation of function that swaps memory contents

Data size and IA32, x86, and x86-64 registers

The IEEE 754 number line




Figure: Full picture of number line for floating point values. Image credit CS:APP




Figure: Zoomed in number line for floating point values. Image credit CS:APP

Floats: Summary

normalized		denormalized
value of number	$(-1)^s \times M \times 2^E$	$(-1)^s \times M \times 2^E$
E	E = exp-bias	E = -bias + 1
bias	$2^{k-1}-1$	$2^{k-1}-1$
exp	$0 < exp < (2^k - 1)$	exp = 0
$\dot{\mathrm{M}}$	M = 1.frac	M = 0.frac
	M has implied leading 1	M has leading 0
	greater range large magnitude numbers denser near origin	greater precision small magnitude numbers evenly spaced

Table: Summary of normalized and denormalized numbers

exp field needs to encode both positive and negative exponents.

Why not just use one of the signed integer formats? 2's complement, 1s' complement, signed magnitude?

exp field needs to encode both positive and negative exponents. Why not just use one of the signed integer formats? 2's complement, 1s' complement, signed magnitude?

Answer: allows easy comparison of magnitudes by simply comparing bits.

exp field needs to encode both positive and negative exponents.

Why not just use one of the signed integer formats? 2's complement, 1s' complement, signed magnitude?

Answer: allows easy comparison of magnitudes by simply comparing bits.

Consider hypothetical 8-bit floating point format (from the textbook) 1-bit sign, k = 4-bit exp, 3-bit frac.

What is the decimal value of 0b1 0110 111?

What is the decimal value of 0b1 0111 000?

exp field needs to encode both positive and negative exponents.

Why not just use one of the signed integer formats? 2's complement, 1s' complement, signed magnitude?

Answer: allows easy comparison of magnitudes by simply comparing bits.

Consider hypothetical 8-bit floating point format (from the textbook) 1-bit sign, k = 4-bit exp, 3-bit frac.

What is the decimal value of $0b1_0110_111?$ -1.875×2^{-1}

What is the decimal value of $0b1_0111_000?$ -2.000×2^{-1}

Deep understanding 2: Why have denormalized numbers?

Why not just continue normalized number scheme down to smallest numbers around zero?

Answer: makes sure that smallest increments available are maintained around zero.

Suppose denormalized numbers NOT used.

What is the decimal value of 0b0_0000_001? 1.125×2^{-7}

What is the decimal value of $0b0_{-}0000_{-}111?$ 1 875 × 2⁻⁷

What is the decimal value of 0b0_0001_000? 2.000×2^{-7}

Deep understanding 2: Why have denormalized numbers?

Why not just continue normalized number scheme down to smallest numbers around zero?

Answer: makes sure that smallest increments available are maintained around zero.

Suppose denormalized numbers ARE used.

What is the decimal value of 0b0_0000_001?
$$0.125 \times 2^{-6}$$

What is the decimal value of
$$0b0_0000_111?$$
 0.875×2^{-6}

What is the decimal value of 0b0_0001_000?
$$1.000 \times 2^{-6}$$

Floats: Special cases

number class	when it arises	exp field	frac field
+0 / -0		0	0
<pre>+infinity / -infinity</pre>	overflow or division by 0	$2^{k} - 1$	0
NaN not-a-number	illegal ops. such as $\sqrt{-1}$, inf-inf, inf*0	$2^{k}-1$	non-0

Table: Summary of special cases

Table of contents

Announcements

Quizzes and programming assignments

Reading assignments

Floats: Understanding its design

Deep understanding 1: Why is exp field encoded using bias?

Deep understanding 2: Why have denormalized numbers?

Deep understanding 3: Why is bias chosen to be $2^{k-1} - 1$?

Floats: Properties

Floating point multiplication

Properties of floating point

Computer organization: A primer

Assembly code: Human readable representation of machine code

Instruction set architectures

swap.s: Assembly implementation of function that swaps memory contents

Data size and IA32, x86, and x86-64 registers

How to multiply scientific notation?

Recall:
$$log(x \times y) = log(x) + log(y)$$

Floating point multiplication

Carnegie Mellon

FP Multiplication

- (-1)^{s1} M1 2^{E1} x (-1)^{s2} M2 2^{E2}
- Exact Result: (-1)^s M 2^E
 - Sign s: s1 ^ s2
 Significand M: M1 x M2
 Exponent E: E1 + E2
- Fixing
 - If M ≥ 2, shift M right, increment E
 - If E out of range, overflow
 - Round M to fit frac precision
- Implementation
 - Biggest chore is multiplying significands



Properties of floating point

Carnegie Mellon

Mathematical Properties of FP Add

■ Compare to those of Abelian Group

Closed under addition? Yes

But may generate infinity or NaN

Commutative? Yes

Associative?

Overflow and inexactness of rounding

• (3.14+1e10)-1e10 = 0, 3.14+(1e10-1e10) = 3.14

0 is additive identity?

Every element has additive inverse? Yes

Yes, except for infinities & NaNs
 Almost

Monotonicity

■ $a \ge b \Rightarrow a+c \ge b+c$? Almost

Except for infinities & NaNs

Properties of floating point

Carnegie Mellon

Mathematical Properties of FP Mult

■ Compare to Commutative Ring

Closed under multiplication?

Yes

But may generate infinity or NaN

Multiplication Commutative?

Multiplication is Associative?

Yes No

Possibility of overflow, inexactness of rounding

• Ex: (1e20*1e20) *1e-20= inf, 1e20* (1e20*1e-20) = 1e20

1 is multiplicative identity?

Yes

• Multiplication distributes over addition?

No

Possibility of overflow, inexactness of rounding

• 1e20*(1e20-1e20) = 0.0, 1e20*1e20 - 1e20*1e20 = NaN

Monotonicity

■ $a \ge b$ & $c \ge 0$ \Rightarrow $a * c \ge b * c$?

Almost

Except for infinities & NaNs



Table of contents

Announcements

Quizzes and programming assignments

Reading assignments

Floats: Understanding its design

Deep understanding 1: Why is exp field encoded using bias?

Deep understanding 2: Why have denormalized numbers?

Deep understanding 3: Why is bias chosen to be $2^{k-1} - 1$?

Floats: Properties

Floating point multiplication

Properties of floating point

Computer organization: A primer

Assembly code: Human readable representation of machine code

Instruction set architectures

swap.s: Assembly implementation of function that swaps memory contents

Data size and IA32, x86, and x86-64 registers

Computer organization

Layer cake: remember the first day of class, we discussed what are parts of a computer?

- Society
- Human beings
- Applications
- Algorithms
- High-level programming languages
- Interpreters
- Low-level programming languages
- Compilers
- Architectures
- Microarchitectures
- Sequential/combinational logic
- Transistors
- Semiconductors

Stored program computer

Carnegie Mellon


Stored program:

Instructions reside in memory, loaded as needed.

von Neumann architecture:

Data and instructions share same connection to memory.

Assembly/Machine Code View



Programmer-Visible State

- PC: Program counter
 - Address of next instruction
 - Called "RIP" (x86-64)
- Register file
 - Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic or logical operation

- Memory
 - Byte addressable array
 - Code and user data
 - Stack to support procedures

Memory hierarchy

	Capacity	Access speed
Internet		
Таре	250Pb	
Hard drives	16TB	2Mb/s
Solid state drives	4TB	2Gb/s
DRAM	8Gb - 1Tb+	8Gb/s
Last-level cache	64Mb	
Level-1 cache	1Mb	
Registers	1Kb	

► Registers (.25ns; 4GHz => .25e-9s)

Table of contents

Announcements

Quizzes and programming assignments

Reading assignments

Floats: Understanding its design

Deep understanding 1: Why is exp field encoded using bias?

Deep understanding 2: Why have denormalized numbers?

Deep understanding 3: Why is bias chosen to be $2^{k-1} - 1$?

Floats: Properties

Floating point multiplication

Properties of floating point

Computer organization: A primer

Assembly code: Human readable representation of machine code

Instruction set architectures

swap.s: Assembly implementation of function that swaps memory contents


Data size and IA32, x86, and x86-64 registers

Unraveling the compilation chain

Carnegie Mellon

Turning C into Object Code

- Code in files p1.c p2.c
- Compile with command: gcc -Og p1.c p2.c -o p
 - Use basic optimizations (-Og) [New to recent versions of GCC]
 - Put resulting binary in file p



Assembly

Human readable machine code

- Very limited
- ▶ Not much control flow
- Any more complex functionality is built up
- for loops, while loops, turn into assembly sequence

Choice of what assembly to experiment with

- MIPS
- ► ARM
- ▶ x86 / x86-64 (not ideal for teaching, but it allows us to experiment on ilab)

Assembly instructions

Instructions for the microarchitecture

- ▶ Binary streams that tell an electronic circuit what to do
- ► Fetch, decode, execute, memory, writeback

A preview of microarchitecture




Figure: Stages of compilation. Image credit Wikimedia

Table of contents

Announcements

Quizzes and programming assignments

Reading assignments

Floats: Understanding its design

Deep understanding 1: Why is exp field encoded using bias?

Deep understanding 2: Why have denormalized numbers?

Deep understanding 3: Why is bias chosen to be $2^{k-1} - 1$?

Floats: Properties

Floating point multiplication

Properties of floating point

Computer organization: A primer

Assembly code: Human readable representation of machine code

Instruction set architectures

swap.s: Assembly implementation of function that swaps memory contents

Data size and IA32, x86, and x86-64 registers

Why are instruction set architectures important

Interface between computer science and electrical and computer engineering

- ► Software is varied, changes
- ► Hardware is standardized, static

Computer architect Fred Brooks and the IBM 360

- ▶ IBM was selling computers with different capacities,
- ► Compile once, and can run software on all IBM machines.
- Backward compatibility.
- An influential idea.

CISC vs. RISC

Complex instruction set computer

- Intel and AMD
- ► Have an extensive and complex set of instructions
- ► For example: x86's extensions: x87, IA-32, x86-64, MMX, 3DNow!, SSE, SSE2, SSE3, SSSE3, SSE4, SSE4.2, SSE5, AES-NI, CLMUL, RDRAND, SHA, MPX, SGX, XOP, F16C, ADX, BMI, FMA, AVX, AVX2, AVX512, VT-x, VT-d, AMD-V, AMD-Vi, TSX, ASF
- Can license Intel's compilers to extract performance
- Secret: inside the processor, they break it down to more elementary instructions

CISC vs. RISC

Reduced instruction set computer

- MIPS, ARM, RISC-V (can find Patterson and Hennessy Computer Organization and Design textbook in each of these versions), and PowerPC
- ► Have a relatively simple set of instructions
- ► For example: ARM's extensions: SVE;SVE2;TME; All mandatory: Thumb-2, Neon, VFPv4-D16, VFPv4 Obsolete: Jazelle
- ► ARM: smartphones, Apple ARM M1 Mac

Into the future: Post-ISA world

Post-ISA world

- ► Increasingly, the CPU is not the only character
- ► It orchestrates among many pieces of hardware
- ► Smartphone die shot
- ► GPU, TPU, FPGA, ASIC




Figure: Apple A13 (2019 Apple iPhone 11 CPU). Image credit AnandTech

Table of contents

Announcements

Quizzes and programming assignments

Reading assignments

Floats: Understanding its design

Deep understanding 1: Why is exp field encoded using bias?

Deep understanding 2: Why have denormalized numbers?

Deep understanding 3: Why is bias chosen to be $2^{k-1} - 1$?

Floats: Properties

Floating point multiplication

Properties of floating point

Computer organization: A primer

Assembly code: Human readable representation of machine code

Instruction set architectures

swap.s: Assembly implementation of function that swaps memory contents


Data size and IA32, x86, and x86-64 registers

Unraveling the compilation chain

Carnegie Mellon

Turning C into Object Code

- Code in files p1.c p2.c
- Compile with command: gcc -Og p1.c p2.c -o p
 - Use basic optimizations (-Og) [New to recent versions of GCC]
 - Put resulting binary in file p



- ► gcc -0g -S swap.c
- objdump -d swap

Let's go to CS:APP textbook lecture slides (05-machinebasics.pdf) slide 28

Data movement instructions

Does unsigned / signed matter?

- 1. void swap_uc (unsigned char*a, unsigned char*b);
- 2. void swap_sc (signed char*a, signed char*b);

Swapping different data sizes

- 1. void swap_c (char*a, char*b);
- 2. void swap_s (short*a, short*b);
- 3. void swap_i (int*a, int*b);
- 4. void swap_l (long*a, long*b);

Table of contents

Announcements

Quizzes and programming assignments

Reading assignments

Floats: Understanding its design

Deep understanding 1: Why is exp field encoded using bias?

Deep understanding 2: Why have denormalized numbers?

Deep understanding 3: Why is bias chosen to be $2^{k-1} - 1$?

Floats: Properties

Floating point multiplication

Properties of floating point

Computer organization: A primer

Assembly code: Human readable representation of machine code

Instruction set architectures

swap.s: Assembly implementation of function that swaps memory contents

Data size and IA32, x86, and x86-64 registers

Data size and x86 / x86-64 registers

Assembly syntax

Instruction Source, Dest


swap_1:
movq (%rsi), %rax
movq (%rdi), %rdx
movq %rdx, (%rsi)
movq %rax, (%rdi)
ret

swap	data type	mov operation	registers
swap_uc	unsigned char	movb (move byte)	%al, %dl
swap_sc	signed char	movb (move byte)	%al, %dl
swap_c	char	movb (move byte)	%al, %dl
swap_s	short	movw (move word)	%ax, %dx
swap_i	int	movl	%eax, %edx
swap_l	long	movq	%rax, %rdx

Data size and IA32, x86, and x86-64 registers

data type	registers
char	%al, %dl
short	%ax, %dx
int	%eax, %edx
long	%rax, %rdx

Note the backward compatibility.



Carnegie Mellon

Data size and IA32, x86, and x86-64 registers

Carnegie Mellon

data type	registers
char	%al, %dl
short	%ax, %dx
int	%eax, %edx
long	%rax, %rdx

Note the backward compatibility.

x86-64 Integer Registers

	<u> </u>
%rax	%eax
%rbx	%ebx
%rcx	%есх
%rdx	%edx
%rsi	%esi
%rdi	%edi
%rsp	%esp
%rbp	%ebp

13		
% r8	%r8d	
% r9	%r9d	
%r10	%r10d	
%r11	%r11d	
%r12	%r12d	
%r13	%r13d	
% r14	%r14d	
%r15	%r15d	

Can reference low-order 4 bytes (also low-order 1 & 2 bytes)

Data size and IA32, x86, and x86-64 registers




Figure: x86-64 with SIMD extensions registers. Image credit: https:

//commons.wikimedia.org/wiki/File:Table_of_x86_Registers_svg.svg