The memory hierarchy: Locality

Yipeng Huang

Rutgers University

April 6, 2023

Table of contents

Announcements

Class session plan

- ▶ Thursday, 4/6: Locality (Book chapters 6.1, 6.2, and 6.3)
- ▶ Monday, 4/10: Cache Memories (Book chapter 6.4)
- ▶ Thursday, 4/13: Cache-Friendly Code–cache blocking (Book chapters 6.5 and 6.6)
- ▶ Monday, 4/17: Cache-Friendly code–cache oblivious algorithms

Table of contents

Cache, memory, storage, and network hierarchy trends

- Assembly programming view of computer: CPU and memory.
- Full view of computer architecture and systems: +caches, +storage, +network

Smaller, faster, and costlier (per byte) storage devices

Larger, slower, and cheaper (per byte) storage devices

L0: Regs

CPU registers hold words retrieved from the L1 cache.

L1: L1 cache (SRAM)

L1 cache holds cache lines retrieved from the L2 cache.

L2: L2 cache (SRAM)

L2 cache holds cache lines retrieved from L3 cache

L3: L3 cache (SRAM)

L3 cache holds cache lines retrieved from main memory.

L4: Main memory (DRAM)

Main memory holds disk blocks retrieved from local disks.

L5: Local secondary storage (local disks)

Local disks hold files retrieved from disks on remote servers

L6: Remote secondary storage (e.g., Web servers)

Figure: Memory hierarchy. Image credit CS:APP

Cache, memory, storage, and network hierarchy trends

Figure: Widening gap: CPU processing time vs. memory access time. Image credit CS:APP

Topic of this chapter:

▶ Technology trends that drive CPU-memory gap.

▶ How to create illusion of fast access to capacious data.

Static random-access memory (registers, caches)

- ▶ SRAM is bistable logic
- ▶ Access time: 1 to 10 CPU clock cycles
- ▶ Implemented in the same transistor technology as CPUs, so improvement has matched pace.


Figure: SRAM operating principle. Image credit Wikimedia

Dynamic random-access memory (main memory)

- Needs refreshing every 10s of milliseconds
- 8GB typical in laptop; 1TB on each ilab machine
- Access time: 100 CPU clock cycles
- Memory gap: DRAM technological improvement slower relative to CPU/SRAM.

Cyferz (CC BY 2.5)

IT DRAM Cell

Storage capacitor

word line

access FET

V_{REF}

bitline

C in storage capacitor determined by:

better dielectric   more area

$$C = \frac{e\ A}{d}$$

thinner film

Trench capacitors take little area

✓~20x smaller area than SRAM cell → Denser and cheaper!

Figure: DRAM operating principle. Image credit ocw.mit.edu

CPU / DRAM main memory interface

Figure: Memory Bus. Image credit CS:APP

▶ DDR4 bus standard supports 25.6GB/s transfer rate

Figure: Intel 2020 Gulftown die shot. Image credit AnandTech

Solid state and hard disk drives (storage)

Technology

- ▶ SSD: flash nonvolatile memory stores data as charge.
- ▶ HDD: magnetic orientation.
- ▶ Access time: 100K CPU clock cycles

For in-depth on storage, file systems, and operating systems, take:

- ▶ CS214 Systems Programming
- ▶ CS416 Operating Systems Design

Since summer 2021, LCSR (admins of iLab) have moved the storage systems that supports everyone's home directories to SSD. https://resources.cs.rutgers.edu/docs/file-storage/storage-technology-options/

Figure: SSD. Image credit CS:APP

Figure: HDD. Image credit CS:APP

I/O interfaces

Figure: I/O Bus. Image credit CS:APP

Storage interfaces

- ▶ SATA 3.0 interface (6Gb/s transfer rate) typical
- ▶ PCIe (15.8 GB/s) becoming commonplace for SSD
- ▶ But interface data rate is rarely the bottleneck.

For in-depth on computer network layers, take:

- ▶ CS352 Internet Technology

Cache, memory, storage, and network hierarchy trends

Figure: Widening gap: CPU processing time vs. memory access time. Image credit CS:APP

Topic of this chapter:

▶ Technology trends that drive CPU-memory gap.

▶ How to create illusion of fast access to capacious data.

Table of contents

Locality: How to create illusion of fast access to capacious data

From the perspective of memory hierarchy, locality is using the data in at any particular level more frequently than accessing storage at next slower level.

First, let's experience the puzzling effect of locality in sumArray.c

- ▶ sumArrayRows()
- ▶ sumArrayCols()

Well-written programs maximize locality

- ▶ Spatial locality
- ▶ Temporal locality

Spatial locality

```
1 double dotProduct (
2   double a[N],
3   double b[N],
4 ) {
5   double sum = 0.0;
6   for(size_t i=0; i<N; i++){
7     sum += a[i] * b[i];
8   }
9   return sum;
10 }
```

Spatial locality

▶ Programs tend to access adjacent data.

▶ Example: stride 1 memory access in a and b.

Temporal locality

```
1  double dotProduct (
2    double a[N],
3    double b[N],
4  ) {
5    double sum = 0.0;
6    for(size_t i=0; i<N; i++){
7      sum += a[i] * b[i];
8    }
9    return sum;
10 }
```

Temporal locality

▶ Programs tend to access data over and over.

▶ Example: sum gets accessed *N* times in iteration.

Table of contents

CPU / cache / DRAM main memory interface

Figure: Cache resides on CPU chip close to register file. Image credit CS:APP

Figure: Intel 2020 Gulftown die shot. Image credit AnandTech

Smaller, faster, more expensive device at level *k* caches a subset of the blocks from level *k*+1.

Data are copied between levels in block-sized transfer units.

Larger, slower, cheaper storage device at level *k*+1 is partitioned into blocks.

Figure: Cache stores a temporary copy from the slower main memory. Image credit CS:APP

CPU / cache / DRAM main memory interactions

Figure: Cache stores a temporary copy from the slower main memory. Image credit CS:APP

When CPU loads (LD) from memory

- ▶ Cache read hit
- ▶ Cache read miss

When CPU stores (ST) to memory

- ▶ Cache write hit
- ▶ Cache write miss

Table of contents

Cache placement policy (how to find data at address for read and write hit)

Several designs for caches

- ▶ Fully associative cache
- ▶ Direct-mapped cache
- ▶ N-way set-associative cache

Cache design options use m-bit memory addresses differently

- ▶ t-bit tag
- ▶ s-bit set index
- ▶ b-bit block offset

Figure: Memory addresses. Image credit CS:APP

Fully associative cache

Figure: Fully associative cache. Image credit CS:APP

m-bit memory address split into:

- ▶ *t*-bit tag
- ▶ *b*-bit block offset

Fully associative cache

Figure: Fully associative cache. Image credit CS:APP

b-bit block offset

- here, $b = 3$
- The number of bytes in a block is $B = 2^b = 2^3 = 8$
- A block is the minimum number of bytes that can be cached
- Good for capturing spatial locality, short strides

Fully associative cache

Figure: Fully associative cache. Image credit CS:APP

t-bit tag

- ▶ here,
  $t = m - b = m - 3$
- ▶ When CPU wants to read from or write to memory, all *t*-bits in tag need to match for read/write hit.

Fully associative cache

Figure: Fully associative cache. Image credit CS:APP

Full associativity

- ▶ Blocks can go into any of E ways
- ▶ Here, $E = 3$
- ▶ Good for capturing temporal locality: cache hits can happen even with intervening reads and writes to other tags.

Fully associative cache

Figure: Fully associative cache. Image credit CS:APP

Capacity of cache

- Total capacity of fully associative cache in bytes: $C = EB = E * 2^b$
- Here, $C = E * 2^b = 3 * 2^3 = 24$ bytes

Fully associative cache

Figure: Fully associative cache. Image credit CS:APP

Strengths

- ▶ Blocks can go into any of *E*-ways.
- ▶ Hit rate is only limited by total capacity.

Weaknesses

- ▶ Searching across all valid tags is expensive.
- ▶ Figuring out which block to evict on read/write miss is also expensive.
- ▶ Requires a lot of