The memory hierarchy: Cache replacement and write policies, cache-friendly code

Yipeng Huang

Rutgers University

April 17, 2023

<□ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

Announcements

Cache placement policy (how to find data at address for read and write hit) Set-associative cache

Cache performance metrics: hits, misses, evictions

Cache hits

Cache misses

Cache replacement policy (how to find space for read and write miss) Direct-mapped cache need no cache replacement policy Associative caches need a cache replacement policy (e.g., FIFO, LRU)

Policies for writes from CPU to memory

Cache-friendly code

Loop interchange

Cache blocking

Multilevel cache hierarchies

Cache oblivious algorithms

Class session plan

Monday, 4/17: Cache-Friendly Code–cache blocking (Book chapters 6.5 and 6.6), cache oblivious algorithms

Announcements

Cache placement policy (how to find data at address for read and write hit) Set-associative cache

Cache performance metrics: hits, misses, evictions

Cache hits

Cache misses

Cache replacement policy (how to find space for read and write miss) Direct-mapped cache need no cache replacement policy Associative caches need a cache replacement policy (e.g., FIFO, LRU)

Policies for writes from CPU to memory

Cache-friendly code

Loop interchange

Cache blocking

Multilevel cache hierarchies

Cache oblivious algorithms

Cache placement policy (how to find data at address for read and write hit)

Several designs for caches

- ► Fully associative cache
- Direct-mapped cache
- N-way set-associative cache

Cache design options use *m*-bit memory addresses differently

- ► *t*-bit tag
- s-bit set index
- *b*-bit block offset



Figure: Memory addresses. Image credit CS:APP

E-way set-associative cache



Cache size: $C = B \times E \times S$ data bytes

Figure: Direct-mapped cache. Image credit CS:APP

Strengths

- Blocks can go into any of *E*-ways, increases ability to support temporal locality, thereby increasing hit rate.
- Only need to search across *E* tags. Avoids costly searching across all valid tags.
- Avoids conflict misses due to unfortunate access patterns.

E-way set-associative cache



Cache size: $C = B \times E \times S$ data bytes

Figure: Direct-mapped cache. Image credit CS:APP

Used in practice in, e.g., a recent Intel Core i7:

- C = 32KB L1 data cache per core
- \blacktriangleright S = 64 = 2⁶ sets/cache (s = 6 bits)
- $E = 8 = 2^3$ ways/set
- \blacktriangleright *B* = 64 = 2⁶ bytes/block (b = 6 bits)
- $\triangleright C = S * E * B$
- Assuming memory addresses are m = 48, then tag size t = m - s - h =48 = 6 - 6 = 36 bits. 32 7/29

E-way set-associative cache



Cache size: $C = B \times E \times S$ data bytes

Let's see textbook slides for a simulation

Figure: Direct-mapped cache. Image credit CS:APP

<□ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

Announcements

Cache placement policy (how to find data at address for read and write hit) Set-associative cache

Cache performance metrics: hits, misses, evictions

Cache hits

Cache misses

Cache replacement policy (how to find space for read and write miss) Direct-mapped cache need no cache replacement policy Associative caches need a cache replacement policy (e.g., FIFO, LRU)

Policies for writes from CPU to memory

Cache-friendly code

Loop interchange

Cache blocking

Multilevel cache hierarchies

Cache oblivious algorithms

Cache hits

Memory access is serviced from cache

► Hit rate = <u>Numberofhits</u> <u>Numberofmemoryaccesses</u>

▶ Hit time: latency to access cache (4 cycles for L1, 10 cycles for L2)

Memory access cannot be serviced from cache

- Miss rate = <u>Numberofmisses</u> <u>Numberofmemoryaccesses</u>
- Miss penalty (miss time): latency to access next level cache or memory (up to 200 cycles for memory).

(ロ)、(同)、(目)、(目)、(目)、(1/29)

Average memory access time = hit time + miss rate × miss penalty

Cache misses: Classification

Compulsory misses

First access to a block of memory will miss because cache is cold.

Conflict misses

- Multiple blocks map (hash) to the same cache set.
- ▶ Fully associative caches have no such conflict misses.

Capacity misses

- Occurs when the set of active cache blocks (working set) is larger than the cache.
- Direct mapped caches have no such capacity misses.

Announcements

Cache placement policy (how to find data at address for read and write hit) Set-associative cache

Cache performance metrics: hits, misses, evictions

Cache hits

Cache misses

Cache replacement policy (how to find space for read and write miss) Direct-mapped cache need no cache replacement policy Associative caches need a cache replacement policy (e.g., FIFO, LRU)

Policies for writes from CPU to memory

Cache-friendly code

Loop interchange

Cache blocking

Multilevel cache hierarchies

Cache oblivious algorithms

Direct-mapped cache



Figure: Direct-mapped cache. Image credit CS:APP

No need for replacement policy

- The number of sets in cache is
 S = 2^s = 2² = 4
- A hash function that limits exactly where a block can go.
- In direct-mapped cache, blocks can go into only one of *E* = 1 way.
- No cache replacement policy is needed.

Associative caches



Figure: Fully associative cache. Image credit CS:APP

Needs replacement policy

- Blocks can go into any of E ways
- \blacktriangleright Here, E = 3
- Good for capturing temporal locality.

If all

ways/lines/blocks are occupied, and a cache miss happens, which way/line/block will be the victim and get evicted for replacement?

Cache replacement policies for associative caches

FIFO: First-in, first-out

- Evict the cache line that was placed the longest ago.
- Each cache set essentially becomes limited-capcity queue.

LRU: Least Recently Used

- Evict the cache line that was last accessed longest ago.
- Needs a counter on each cache line, and/or a global counter (e.g., program counter).

(ロ)、(同)、(目)、(目)、(目)、(16/29)

Announcements

Cache placement policy (how to find data at address for read and write hit) Set-associative cache

Cache performance metrics: hits, misses, evictions

Cache hits

Cache misses

Cache replacement policy (how to find space for read and write miss) Direct-mapped cache need no cache replacement policy Associative caches need a cache replacement policy (e.g., FIFO, LRU)

Policies for writes from CPU to memory

Cache-friendly code

Loop interchange

Cache blocking

Multilevel cache hierarchies

Cache oblivious algorithms

Policies for writes from CPU to memory

How to deal with write-hit?

- Write-through. Simple. Writes update both cache and memory. Costly memory bus traffic.
- Write-back. Complex. Writes update only cache and set a dirty bit; memory updated only upon eviction. Reduces memory bus traffic. (For multi-core CPUs, motivates complex cache coherence protocols)

Typical designs:

- **Simple:** write-through + no-write-allocate.
- **Complex:** write-back + write-allocate.

How to deal with write-miss?

- No-write-allocate. Simple. Write-misses do not load block into cache. But write-misses are not mitigated via cache support.
- Write-allocate. Complex. Write-misses will load block into cache.

Announcements

Cache placement policy (how to find data at address for read and write hit) Set-associative cache

Cache performance metrics: hits, misses, evictions

Cache hits

Cache misses

Cache replacement policy (how to find space for read and write miss) Direct-mapped cache need no cache replacement policy Associative caches need a cache replacement policy (e.g., FIFO, LRU)

Policies for writes from CPU to memory

Cache-friendly code

Loop interchange

Cache blocking

Multilevel cache hierarchies

Cache oblivious algorithms

Cache-friendly code

Algorithms can be written so that they work well with caches

- Maximize hit rate
- Minimize miss rate
- Minimize eviction counts

Do so by:

- Increasing spatial locality.
- Increasing temporal locality.

Advanced optimizing compilers can automatically make such optimizations

- GCC optimizations
- https:

//gcc.gnu.org/onlinedocs/
gcc/Optimize-Options.html

(ロ)、(同)、(目)、(目)、(目)、(2)(2)(2)

- -floop-interchange
- -floop-block

Loop interchange

Refer to textbook slides on "Rearranging loops to improve spatial locality"

- Loop interchange increases spatial locality.
- In PA5, fourth part "cacheBlocking" you can explore the impact of this on matrix multiplication.
- ▶ In practice, programmers do not have to worry about this optimization.
- Optimized automatically in GCC by compiler flag -floop-interchange and -03.

(ロ)、(同)、(目)、(目)、(目)、(0)、(0), 21/29

Cache blocking

Refer to textbook slides on "Using blocking to improve temporal locality"

- Cache blocking increases temporal locality.
- In PA5, fourth part "cacheBlocking" you can explore the impact of this on matrix multiplication.
- ▶ In practice, programmers do not have to worry about this optimization.
- Optimized automatically in GCC by compiler flag -floop-block. But it is not part of default optimizations such as -03 so you have to remember to set it.

(ロ)、(同)、(目)、(目)、(目)、(の)(C) 22/29

Announcements

Cache placement policy (how to find data at address for read and write hit) Set-associative cache

Cache performance metrics: hits, misses, evictions

Cache hits

Cache misses

Cache replacement policy (how to find space for read and write miss) Direct-mapped cache need no cache replacement policy Associative caches need a cache replacement policy (e.g., FIFO, LRU)

Policies for writes from CPU to memory

Cache-friendly code

Loop interchange

Cache blocking

Multilevel cache hierarchies

Cache oblivious algorithms

Multilevel cache hierarchies



Figure: Intel Core i7 cache hierarchy. Image credit CS:APP

Small fast caches nested inside large slow caches

- L1 data and instruction cache: 32KB, 64 set, 8-way associative, 64B block, 4 cycle latency.
- L2 cache: 256KB, 512 set, 8-way associative, 64B block, 10 cycle latency.
- L3 cache: 8MB, 8192 set, 16-way associative, 64B block, 40-75 cycle latency.

Notice how latency cost increases as *E*-way associativity increases.

1111 Memory Controller 11111							
Core	Core	Core	le le le	Core	Core	Core	Sector Se
NO and Ru			and Unco				D and QPI
Shar	ed L3 Ca	iche	queue	🦉 – Shared L3 Cache 🚆			

Figure: Intel 2020 Gulftown die shot. Image credit AnandTech

Cache oblivious algorithms

The challenge in writing code / compiling programs to take advantage of caches:

(ロ)、(同)、(目)、(目)、(目)、(O)(C) 25/29

- Programmers do not easily have information about target machine.
- Compiling binaries for every envisioned target machine is costly.

Matrix transpose baseline algorithm: iteration

$$\mathbf{A} = \begin{bmatrix} a_{0,0} & a_{0,1} & a_{0,2} & a_{0,3} \\ a_{1,0} & a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,0} & a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,0} & a_{3,1} & a_{3,2} & a_{3,3} \end{bmatrix}$$
$$\mathbf{B} = \mathbf{A}^{\mathsf{T}} = \begin{bmatrix} a_{0,0} & a_{1,0} & a_{2,0} & a_{3,0} \\ a_{0,1} & a_{1,1} & a_{2,1} & a_{3,1} \\ a_{0,2} & a_{1,2} & a_{2,2} & a_{3,2} \\ a_{0,3} & a_{1,3} & a_{2,3} & a_{3,3} \end{bmatrix}$$

1 for (size_t i=0; i<n; i++) {
2 for (size_t j=0; j<n; j++) {
3 B[j*n + i] = A[i*n + j];
4 }
5 }</pre>

Matrix transpose via recursion

В

$$\mathbf{A} = \begin{bmatrix} A_{0,0} & A_{0,1} \\ A_{1,0} & A_{1,1} \end{bmatrix} = \begin{bmatrix} a_{0,0} & a_{0,1} & a_{0,2} & a_{0,3} \\ a_{1,0} & a_{1,1} & a_{1,2} & a_{1,3} \\ a_{2,0} & a_{2,1} & a_{2,2} & a_{2,3} \\ a_{3,0} & a_{3,1} & a_{3,2} & a_{3,3} \end{bmatrix}$$
$$= \mathbf{A}^{\mathsf{T}} = \begin{bmatrix} A_{0,0}^{\mathsf{T}} & A_{1,0}^{\mathsf{T}} \\ A_{0,1}^{\mathsf{T}} & A_{1,1}^{\mathsf{T}} \end{bmatrix} = \begin{bmatrix} a_{0,0} & a_{1,0} & a_{2,0} & a_{3,0} \\ a_{0,1} & a_{1,1} & a_{2,1} & a_{3,1} \\ a_{0,2} & a_{1,2} & a_{2,2} & a_{3,2} \\ a_{0,3} & a_{1,3} & a_{2,3} & a_{3,3} \end{bmatrix}$$

Strategy:

- Divide and conquer large matrix to transpose into smaller transpositions.
- After some recursion, problem will fit well inside cache capacity.
- Once enough locality exists withing subroutine, switch to plain iterative approach.

Advantages:

- No need to know about cache capacity and parameters beforehand.
- Works well with deep multilevel cache hierarchies: different amounts of locality for each cache level. 27/29

Announcements

Cache placement policy (how to find data at address for read and write hit) Set-associative cache

Cache performance metrics: hits, misses, evictions

Cache hits

Cache misses

Cache replacement policy (how to find space for read and write miss) Direct-mapped cache need no cache replacement policy Associative caches need a cache replacement policy (e.g., FIFO, LRU)

Policies for writes from CPU to memory

Cache-friendly code

Loop interchange

Cache blocking

Multilevel cache hierarchies

Cache oblivious algorithms

Memory hierarchy implications for software-hardware abstraction It is not entirely true the architecture can hide details of microarchitecture Even less true going forward. What to do?

Application level recommendations

- Use industrial strength, optimized libraries compiled for target machine.
- Lapack, Linpack, Matlab, Python SciPy, NumPy...
- https://people.inf.ethz.ch/markusp/teaching/ 263-2300-ETH-spring11/slides/class08.pdf

Algorithm level recommendations

Deploy cache-oblivious algorithm implementations.

Compiler level recommendations

- ▶ Enable compiler optimizations—*e.g.*, -03, -floop-interchange, -floop-block.
- https://gcc.gnu.org/onlinedocs/gcc/Optimize-Options.html