The basics of logic design: Combinational logic

Yipeng Huang

Rutgers University

April 24, 2023

Table of contents

Announcements

Combinational logic

Basic gates More-than-2-input gates

Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

Class session plan

 4/24, 4/27: Diving deeper: Digital logic. (CS:APP Chapter 4.2) (Recommended reading: Patterson & Hennessy, Computer organization and design, appendix on "The Basics of Logic Design." Available online via Rutgers Libraries)

▶ 5/1: Survey of advanced topics in computer architecture.

Table of contents

Announcements

Combinational logic

Basic gates More-than-2-input gates

Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

NOT gate



 $\begin{array}{c|c}
A & \overline{A} \\
\hline
0 & 1 \\
1 & 0
\end{array}$

Table: Truth table for NOT gate

<□ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

AND gate, NAND gate



Table: Truth table for AND gate

Table: Truth table for NAND gate

(ロ)、(型)、(E)、(E)、(E)、(C)、(6/28)

OR gate, NOR gate



Table: Truth table for OR gate



Table: Truth table for NOR gate

XOR gate, XNOR gate



Table: Truth table for XOR gate



Table: Truth table for XNOR gate

More-than-2-input AND gate



A	В	C	ABC
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Table: Truth table for three-input AND gate

More-than-2-input OR gate



Α	В	С	A + B + C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Table: Truth table for three-input OR gate

Table of contents

Announcements

Combinational logic

Basic gates More-than-2-input gates

Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

The set of logic gates {NOT, AND, OR} is universal



Figure: Source: CS:APP

(ロ)、(型)、(E)、(E)、(E)、(O)()

12/28

The set of logic gates {NOT, AND, OR} is universal

- Any truth table can be expressed as sum of products form.
- Write each row with output 1 as a product (minterm).
- Sum the products (minterm).
- Forms a disjunctive normal form (DNF).
- $\blacktriangleright D = \overline{A}B\overline{C} + A\overline{B}C$
- Always only needs NOT, AND, OR gates.
- Supplementary slides example...

Logical Completeness

Can implement ANY truth table with AND, OR, NOT.



13/28

The set of logic gates {NOT, AND, OR} is universal

- Any truth table can be expressed as sum of products form.
- Write each row with output 1 as a product (minterm).
- Sum the products (minterm).
- Forms a disjunctive normal form (DNF).
- $\blacktriangleright D = \overline{A}B\overline{C} + A\overline{B}C$
- Always only needs NOT, AND, OR gates.
- Supplementary slides example...



Figure: Source: CS:APP

The NAND gate is universal

AND gate as two NAND gates

NOT gate as a single NAND gate







A	В	AB	\overline{AB}	$\overline{\overline{AB}}$
0	0	0	1	0
0	1	0	1	0
1	0	0	1	0
1	1	1	0	1

Table: $AB^{\flat} = \overline{\overline{AB}}^{\flat} = \overline{\overline$

The NAND gate is universal

De Morgan's Law

OR gate as three NAND gates





The NOR gate is universal

OR gate as two NOR gates

NOT gate as a single NOR gate



 $B \rightarrow AB =$



$$\begin{array}{c|ccccc} A & B & A+B & \overline{A+B} & \overline{\overline{A+B}} \\ \hline 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 & 1 \end{array}$$

Table: $A + B = \overline{A + B}$ $\stackrel{\text{lefth}}{=} \mathcal{O} \mathcal{O} \mathcal{O}$ 17/28

The NOR gate is universal

De Morgan's Law

AND gate as three NOR gates





 $A \longrightarrow \overline{A} \longrightarrow \overline{A$

Table of contents

Announcements

Combinational logic

Basic gates More-than-2-input gates

Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

Combinational vs. sequential logic

Combinational logic

- No internal state nor memory
- Output depends entirely on input
- Examples: NOT, AND, NAND, OR, NOR, XOR, XNOR gates, decoders, multiplexers.

Sequential logic

- Has internal state (memory)
- Output depends on the inputs and also internal state
- Examples: latches, flip-flops, Mealy and Moore machines, registers, pipelines, SRAMs.

<ロト < 回 ト < 三 ト < 三 ト 三 の < で 20/28

Decoders

Takes n-bit input, uses it as an index to enable exactly one of 2ⁿ outputs Internal design of 1:2 decoder



Figure: Source: Mano & Kime

Decoders

Hierarchical design of decoder (2:4 decoder)

Takes n-bit input, uses it as an index to enable exactly one of 2^n outputs



Figure: Source: Mano & Kime

(ロ) (四) (三) (三) (三) (三) (22/28)

Decoders

Decoder (3:8)

Hierarchical design: use small decoders to build bigger decoder

4 2-input ANDs 8 2-input ANDs D $A_0 -$ - D. A₁ D 2-to-4-Line - D. decoder $+ D_4$ \sum Note: A2 "selects" A_2 D. whether the 2-to-4 line decoder is active in the , 1-to-2-Line decoders top half (A₂=0) or the + D₂ bottom (A₂=1) 3-to-8 Line decoder

Figure: Source: Mano & Kime

Takes n-bit input, uses it as an index to enable exactly one of 2^n outputs

Multiplexers

Using n-bit selector input, select among one of 2^n choices



Figure: Source: CS:APP

Multiplexers

Using n-bit selector input, select among one of 2^n choices



Figure: Source: CS:APP

(ロ) (四) (三) (三) (三) (三) (25/28)

Multiplexers

Internal mux organization

3-26

Selector Logic (selects which input "flows through") Decoder Enabler logic (takes inputs) S₁ 4×2 AND-OR So Or gate "passes through" the nonzeroed out li v Only 1 AND gate passes "1" through AND gates "zero out" unselected li © 2008 Pearson Education. Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Using n-bit selector input, select among one of 2^n choices

Figure: Source: Mano & Kime

Table of contents

Announcements

Combinational logic

Basic gates More-than-2-input gates

Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

directMapped read logic

<□ ▶ < □ ▶ < ■ ▶ < ■ ▶ < ■ ▶ < ■ ♪ < ■ ♪ < ■ ♪ < ■ 少へ (° 28/28)