The basics of logic design: Sequential logic

Yipeng Huang

Rutgers University

April 27, 2023

Announcements

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

Class session plan

 Thursday, 4/27: Diving deeper: Digital logic. (CS:APP Chapter 4.2) (Recommended reading: Patterson & Hennessy, Computer organization and design, appendix on "The Basics of Logic Design." Available online via Rutgers Libraries)

- Monday, 5/1: Survey of advanced topics in computer architecture.
- Thursday, 5/4: 8:00-11:00 AM, Hill 114, closed book, closed notes, no electronic devices, no calculator final exam.

Combinational vs. sequential logic

Combinational logic

- No internal state nor memory
- Output depends entirely on input
- Examples: NOT, AND, NAND, OR, NOR, XOR, XNOR gates, decoders, multiplexers.

Sequential logic

- Has internal state (memory)
- Output depends on the inputs and also internal state
- Examples: latches, flip-flops, Mealy and Moore machines, registers, pipelines, SRAMs.

Announcements

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

(ロ)、(型)、(E)、(E)、 E) の(で 5/19)

Decoders

Takes n-bit input, uses it as an index to enable exactly one of 2ⁿ outputs Internal design of 1:2 decoder



Decoders

Hierarchical design of decoder (2:4 decoder)

Takes n-bit input, uses it as an index to enable exactly one of 2^n outputs



Figure: Source: Mano & Kime

(ロ)、(型)、(E)、(E)、 E) のQで 7/19

Decoders

Decoder (3:8)

Hierarchical design: use small decoders to build bigger decoder

4 2-input ANDs 8 2-input ANDs D $A_0 -$ - D. A₁ D 2-to-4-Line - D. decoder + D₄ \sum Note: A2 "selects" A_2 D. whether the 2-to-4 line decoder is active in the , 1-to-2-Line decoders top half (A₂=0) or the + D₂ bottom (A₂=1) 3-to-8 Line decoder

Figure: Source: Mano & Kime

Takes n-bit input, uses it as an index to enable exactly one of 2^n outputs

Multiplexers

Using n-bit selector input, select among one of 2^n choices



Figure: Source: CS:APP

Multiplexers

Using n-bit selector input, select among one of 2^n choices



Figure: Source: CS:APP

(ロ)、(型)、(E)、(E)、(E)、(D)(2)

Multiplexers

Internal mux organization

3-26

Selector Logic (selects which input "flows through") Decoder Enabler logic (takes inputs) S₁ 4×2 AND-OR So Or gate "passes through" the nonzeroed out li v Only 1 AND gate passes "1" through AND gates "zero out" unselected li © 2008 Pearson Education. Inc. M. Morris Mano & Charles R. Kime

Using n-bit selector input, select among one of 2^n choices

LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Figure: Source: Mano & Kime

≣▶∢≣▶ ≣ ∽େ९୯ 11/19

Announcements

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

directMapped read logic

<□ > < @ > < ≧ > < ≧ > ≧ > ○ Q (~ 13/19

Announcements

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

(ロ) (四) (三) (三) (三) (14/19)

Sequential logic



The simplest sequential logic element: The set/reset (SR) latch SR latch

• Latch constructed of cross-coupled NOR gates



The simplest sequential logic element: The set/reset (SR) latch



6 transistor SRAM cell



Figure: Source: Wikimedia

Asynchronous / Synchronous circuits

