# Progress on DDAs for Differential Equation Simulation

#### Jonathan García-Mallén, Shuohao Ping, Alex Miralles-Cordal, Ian Martin, Mukund Ramakrishnan, Yipeng Huang

Rutgers University

2024 April 3

伺き イヨト イヨ



Jonathan García-Mallén, Shuohao Ping, Alex Miralles-Cordal, Ian Progress on DDAs for Differential Equation Simulation

イロト イボト イヨト イヨト

э



Jonathan García-Mallén, Shuohao Ping, Alex Miralles-Cordal, Ian Progress on DDAs for Differential Equation Simulation

イロト イボト イヨト イヨト

э

#### Motivation of Democratic use of FPGAs by Scientists

How to Build an Accurate Integrator on an FPGA

Preliminary Results on Accuracy, Timing, Area, and Power

wmc1

Jonathan García-Mallén, Shuohao Ping, Alex Miralles-Cordal, Ian Progress on DDAs for Differential Equation Simulation

• A D > • D > • D

#### Motivation of Democratic use of FPGAs by Scientists

How to Build an Accurate Integrator on an FPGA Preliminary Results on Accuracy, Timing, Area, and Power wmc1

#### Moore's law is dead

Jonathan García-Mallén, Shuohao Ping, Alex Miralles-Cordal, Ian Progress on DDAs for Differential Equation Simulation

イロト イボト イヨト イヨト

- Moore's law is dead
- Hardware acceleration permits better performance with fewer transistors, but are difficult to program.

伺 ト イ ヨ ト イ ヨ

- Moore's law is dead
- Hardware acceleration permits better performance with fewer transistors, but are difficult to program.
- Differential Equations are everywhere.

. . . . . . .

- Moore's law is dead
- Hardware acceleration permits better performance with fewer transistors, but are difficult to program.
- Differential Equations are everywhere.
- What is the best front-end for a researcher to interface?

. . . . . . .

- Moore's law is dead
- Hardware acceleration permits better performance with fewer transistors, but are difficult to program.
- Differential Equations are everywhere.
- What is the best front-end for a researcher to interface?
- ► Consider MATLAB, Python/SciPy, C++, and Julia

周 ト イ ヨ ト イ ヨ ト

- Moore's law is dead
- Hardware acceleration permits better performance with fewer transistors, but are difficult to program.
- Differential Equations are everywhere.
- What is the best front-end for a researcher to interface?
- ► Consider MATLAB, Python/SciPy, C++, and Julia
- How naturally are DiffEq's expressed in the language?

- 周 ト - ヨ ト - ヨ ト

- Moore's law is dead
- Hardware acceleration permits better performance with fewer transistors, but are difficult to program.
- Differential Equations are everywhere.
- What is the best front-end for a researcher to interface?
- ► Consider MATLAB, Python/SciPy, C++, and Julia
- How naturally are DiffEq's expressed in the language?
- How mature and accessible is the accelerator/gpu ecosystem? This is a proxy for ease of accelerator development for the language.

・ 同 ト ・ ヨ ト ・ ヨ ト

#### Expressing an ODE in Python

```
import numpy as np
from scipy.integrate import odeint
def sincos(y, t):
```

```
u1, u2 = y
du1 = u2
du2 = -u1
return [du1, du2]
init_cond = [0.0, 1.0]
tspan = np.linspace(0, 10, 101)
sol = odeint(sincos, init cond, tspan)
```

• • = • • = •

### Expressing an ODE in Julia

```
using DifferentialEquations, Plots
function sincos!(du, u, p, t)
    du[1] = u[2]
    du[2] = -u[1]
end
init cond = [0.0; 1.0]
tspan = (0.0, 100.0)
prob = ODEProblem(sincos!, init cond, tspan)
sol = solve(prob)
plot(sol, idxs = (0, 1))
```

• • = • • = •

### Accelerating an ODE in Julia with a GPU

```
using DifferentialEquations, DiffEqGPU, CUDA
function sincos!(du, u, p, t)
    du[1] = u[2]
    du[2] = -u[1]
end
init cond = [0.0; 1.0]
tspan = (0.0, 100.0)
prob = ODEProblem(sincos!, init cond, tspan)
sol = solve(prob, GPUTsit5())
```

く 戸 と く ヨ と く ヨ と

## Accelerating an ODE in Julia with a GPU

```
using DifferentialEquations, DiffEqGPU, CUDA
function sincos!(du, u, p, t)
    du[1] = u[2]
    du[2] = -u[1]
end
init cond = [0.0; 1.0]
tspan = (0.0, 100.0)
prob = ODEProblem(sincos!, init cond, tspan)
sol = solve(prob, GPUTsit5())
```

 Julia is most natural for expressing math and also best for accelerator programming.

(日) (同) (三) (三) (三)

Motivation of Democratic use of FPGAs by Scientists How to Build an Accurate Integrator on an FPGA Preliminary Results on Accuracy, Timing, Area, and Power wmc1 Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

I'll take a detour away from Differential Equations now. I want to elucidate the significance of the convergence rate of a numerical method.

< ロ > < 同 > < 三 > < 三 >

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

(日)

## Round-off Error

1. Round-off error becomes problematic if the pivots are close to zero.

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

・ 同 ト ・ ヨ ト ・ ヨ

# Round-off Error

- 1. Round-off error becomes problematic if the pivots are close to zero.
- Round-off error can arise due to finite-precision arithmetic. Float64(1/3) != Rational(1)/Rational(3). All of us here have probably heard of this before.

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

・ 同 ト ・ ヨ ト ・ ヨ

# Round-off Error

- 1. Round-off error becomes problematic if the pivots are close to zero.
- Round-off error can arise due to finite-precision arithmetic. Float64(1/3) != Rational(1)/Rational(3). All of us here have probably heard of this before.
- 3. Truncation error is different.

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

イロト イボト イヨト イヨト

э

#### Truncation Error: $e^x$

Consider *e<sup>x</sup>*.

$$e^{x} = 1 + x + \frac{x^{2}}{2!} + \frac{x^{3}}{3!} + \frac{x^{4}}{4!}...$$

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

< 回 > < 回 > < 回 >

#### Truncation Error: $e^x$

Consider *e<sup>x</sup>*.

$$e^{x} = 1 + x + \frac{x^{2}}{2!} + \frac{x^{3}}{3!} + \frac{x^{4}}{4!}...$$

Unable to compute an infinite sum directly, we approximate by truncating everything after the third term:

$$e^{x} \approx 1 + x + \frac{x^{2}}{2!}$$

The truncation error is then

$$\frac{x^3}{3!} + \frac{x^4}{4!}\dots$$

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

イロト イボト イヨト イヨト

### Euler's Method

Given f and an initial  $y_0$  and  $x_0$ , find y where

$$\frac{dy}{dx} = f(x, y); y(x_0) = y_0$$

Kinds of Error **Euler's Method** Generalized hardware cell for higher-order integration

▲ □ ▶ ▲ □ ▶ ▲ □ ▶

#### Euler's Method

Given f and an initial  $y_0$  and  $x_0$ , find y where

$$\frac{dy}{dx} = f(x, y); y(x_0) = y_0$$

Pick a step size h:

$$y_{k+1} = y_k + h \cdot f(x_k, y_k) : k \ge 0$$

Motivation of Democratic use of FPGAs by Scientists How to Build an Accurate Integrator on an FPGA Preliminary Results on Accuracy, Timing, Area, and Power wmc1 wmc1 Winds of Error Euler's Method Generalized hardware cell for higher-order integration

#### Euler's Method

Given f and an initial  $y_0$  and  $x_0$ , find y where

$$\frac{dy}{dx} = f(x, y); y(x_0) = y_0$$

Pick a step size *h*:

$$y_{k+1} = y_k + h \cdot f(x_k, y_k) : k \ge 0$$



→ < Ξ → <</p>

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

・ 同 ト ・ ヨ ト ・ ヨ ト

## Euler's Method's Errors

First order method for solving ODEs:  $err \propto h$ 

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

・ 同 ト ・ ヨ ト ・ ヨ ト

- First order method for solving ODEs:  $err \propto h$
- More accurate with smaller h

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

・ 同 ト ・ ヨ ト ・ ヨ

- First order method for solving ODEs:  $err \propto h$
- More accurate with smaller h
- ▶ Worse round-off error with smaller *h*

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

▲ 同 ▶ ▲ 国 ▶ ▲ 国

- First order method for solving ODEs:  $err \propto h$
- More accurate with smaller h
- ► Worse round-off error with smaller *h*
- Local truncation error

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

▲ 同 ▶ ▲ 国 ▶ ▲ 国

- First order method for solving ODEs:  $err \propto h$
- More accurate with smaller h
- Worse round-off error with smaller h
- Local truncation error
- Gobal truncation error

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

< ⊒

#### Euler's Method's Local Truncation Error

$$y(x_0 + h) \approx y(x_0) - hf(x_0, y(x_0))$$
  
err = |y(x\_0 + h) - y(x\_0) - hf(x\_0, y(x\_0))|



Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

### Euler's Method's Global Truncation Error



• Red:  $y = e^t$ 

Blue: y approximated by Euler Method with h = 0.25

▲ 同 ▶ ▲ 国 ▶ ▲ 国

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

イロト イボト イヨト イヨト

#### Euler's Method on an FPGA

$$y_{k+1} = y_k + h \cdot f(x_k, y_k) : k \ge 0$$
  
phase 1: [dz,r] <= r + dt\*y;  
phase 2: y <= y + dy;

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

イロト イボト イヨト イヨト

### Euler's Method on an FPGA

$$y_{k+1} = y_k + h \cdot f(x_k, y_k) : k \ge 0$$
  
phase 1: [dz,r] <= r + dt\*y;  
phase 2: y <= y + dy;

y: signed register

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

イロト イボト イヨト イヨト

## Euler's Method on an FPGA

$$y_{k+1} = y_k + h \cdot f(x_k, y_k) : k \ge 0$$
  
phase 1: [dz,r] <= r + dt\*y;  
phase 2: y <= y + dy;

▶ 
$$h \rightarrow dt$$

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

▲ 同 ▶ ▲ 国 ▶ ▲ 国

#### Euler's Method on an FPGA

$$y_{k+1} = y_k + h \cdot f(x_k, y_k) : k \ge 0$$
  
phase 1: [dz,r] <= r + dt\*y;  
phase 2: y <= y + dy;

y: signed register

•  $h \rightarrow dt$  is a power of 2; multiplication is costly

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

▲ □ ▶ ▲ □ ▶ ▲ □ ▶

### Euler's Method on an FPGA

$$y_{k+1} = y_k + h \cdot f(x_k, y_k) : k \ge 0$$
  
phase 1: [dz,r] <= r + dt\*y;  
phase 2: y <= y + dy;

- y: signed register
- $h \rightarrow dt$  is a power of 2; multiplication is costly
- This is a Digital Differential Analyzer

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

▲ 同 ▶ ▲ 国 ▶ ▲ 国

### Euler's Method on an FPGA

$$y_{k+1} = y_k + h \cdot f(x_k, y_k) : k \ge 0$$
  
phase 1: [dz,r] <= r + dt\*y;  
phase 2: y <= y + dy;

y: signed register

.

- $h \rightarrow dt$  is a power of 2; multiplication is costly
- This is a Digital Differential Analyzer
- Don't accelerate first-order methods

Kinds of Error **Euler's Method** Generalized hardware cell for higher-order integration

< ロ > < 回 > < 回 > < 回 > < 回 >

э



Motivation of Democratic use of FPGAs by Scientists How to Build an Accurate Integrator on an FPGA Preliminary Results on Accuracy, Timing, Area, and Power wmc1 Kinds of Error Euler's Method Generalized hardware cell for higher-order integration



イロト イボト イヨト イヨト

э

Motivation of Democratic use of FPGAs by Scientists How to Build an Accurate Integrator on an FPGA Preliminary Results on Accuracy, Timing, Area, and Power wmc1 Kinds of Error Euler's Method Generalized hardware cell for higher-order integration



イロト イボト イヨト イヨト

э

Kinds of Error Euler's Method Generalized hardware cell for higher-order integration



Motivation of Democratic use of FPGAs by Scientists How to Build an Accurate Integrator on an FPGA Preliminary Results on Accuracy, Timing, Area, and Power wrmc1 wrmc1 Winds, of Error Euler's Method Generalized hardware cell for higher-order integration

```
phase 1: [dz,r] <= r + dt*y;
phase 2: y <= y + dy;</pre>
```

3

Motivation of Democratic use of FPGAs by Scientists How to Build an Accurate Integrator on an FPGA Preliminary Results on Accuracy, Timing, Area, and Power wmc1
Wmc1
Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

phase 1: 
$$[dz,r] \le r + dt^*y;$$
  
phase 2:  $y \le y + dy;$   
phase 1:  $dy_{i-1} \le dy;$   
 $[dz,r] \le r + dt^* (y + \sum_{j=1}^{i-2} a_{ij} * dy_j + a_{i,i-1} * dy);$ 

Jonathan García-Mallén, Shuohao Ping, Alex Miralles-Cordal, Ian Progress on DDAs for Differential Equation Simulation

イロト イヨト イヨト

3

Motivation of Democratic use of FPGAs by Scientists How to Build an Accurate Integrator on an FPGA Preliminary Results on Accuracy, Timing, Area, and Power wmc1
Wmc1
Kinds of Error Euler's Method Generalized hardware cell for higher-order integration

phase 1: 
$$[dz,r] \le r + dt^*y;$$
  
phase 2:  $y \le y + dy;$   
phase i:  $dy_{i-1} \le dy;$   
 $[dz,r] \le r + dt^* (y + \sum_{j=1}^{i-2} a_{ij} * dy_j + a_{i,i-1} * dy);$   
phase s+1:  $y \le y + \sum_{j=1}^{s-1} b_j * dy_j + b_s * dy;$ 

Jonathan García-Mallén, Shuohao Ping, Alex Miralles-Cordal, Ian Progress on DDAs for Differential Equation Simulation

э

Motivation of Democratic use of FPGAs by Scientists How to Build an Accurate Integrator on an FPGA Preliminary Results on Accuracy, Timing, Area, and Power wmc1
Wmc1
Winds of Error Euler's Method Generalized hardware cell for higher-order integration



イロト イボト イヨト イヨト

э

$$[dz,r] <= r + dt^* (y + \sum_{j=1}^{i-2} a_{ij} * dy_j + a_{i,i-1} * dy);$$
  
s+1: y <= y +  $\sum_{j=1}^{s-1} b_j * dy_j + b_s * dy;$ 

#### Accuracy of sine from Hardware



#### Accuracy of sine from Hardware



## **Timing Sine**

#### Time to produce 16 periods

Hardware	Seconds
Intel i7-6600U	0.000165
AMD EPYC 7352	0.000367
FPGA (projected)	0.000016





Jonathan García-Mallén, Shuohao Ping, Alex Miralles-Cordal, Ian

Progress on DDAs for Differential Equation Simulation

### Timing: What about Latency?

► Future metric.

伺き イヨト イヨ

# Timing: What about Latency?

Future metric.

Amazon EC2 F1 Instances - "Enable faster FPGA accelerator development and deployment in the cloud"

. . . . . . .

# Timing: What about Latency?

#### Future metric.

- Amazon EC2 F1 Instances "Enable faster FPGA accelerator development and deployment in the cloud"
- Intel Infrastructure Processing Unit
  - "FPGA-based and ASIC-based IPU platforms"
  - Already shipped to Google & other cloud service providers.

Power: Rough Measurements using Zybo 7Z (Zynq-7000)

▶ FPGA was roughly 30× more efficient than the i7 CPU

- 4.5 Watt max Zybo Z7 power draw
- 15 Watt TDP as proxy for i7-6600U power draw
- ► FPGA used 7.2e 5 joules while the CPU used 2.55e 3 joules to calculate sine

. . . . . . .

Power: Rough Measurements using Zybo 7Z (Zynq-7000)

▶ FPGA was roughly 30× more efficient than the i7 CPU

- 4.5 Watt max Zybo Z7 power draw
- 15 Watt TDP as proxy for i7-6600U power draw
- ► FPGA used 7.2e 5 joules while the CPU used 2.55e 3 joules to calculate sine
- Rough, preliminary measurements

#### Area: Does it Scale?

- One thousand cells can be instantiated on a commodity FPGA.
- We have not yet tried multiplexing the cells
- Can still slice/batch the timespan



#### Area: Does it Scale?

- One thousand cells can be instantiated on a commodity FPGA.
- We have not yet tried multiplexing the cells
- Can still slice/batch the timespan



#### Area: Does it Scale?

- One thousand cells can be instantiated on a commodity FPGA.
- We have not yet tried multiplexing the cells
- Can still slice/batch the timespan





Jonathan García-Mallén, Shuohao Ping, Alex Miralles-Cordal, Ian Progress on DDAs for Differential Equation Simulation

イロト イポト イヨト イヨト

э

# Progress on DDAs for Differential Equation Simulation

#### Jonathan García-Mallén, Shuohao Ping, Alex Miralles-Cordal, Ian Martin, Mukund Ramakrishnan, Yipeng Huang

Rutgers University

Questions?

伺 ト イ ヨ ト イ ヨ

# FPGA-Accelerated Weighted Model Counting for Quantum Circuit Simulation

#### Mayank Barad, Neel Shejwalkar, Maria Xu, J. García-Mallén, Y. Huang

**Rutgers University** 

2024 April 3

Mayank Barad, Neel Shejwalkar, Maria Xu, J. García-Mallén, Y. | FPGA-Accelerated Weighted Model Counting for Quantum Circu

• • = • • = •



Mayank Barad, Neel Shejwalkar, Maria Xu, J. García-Mallén, Y. | FPGA-Accelerated Weighted Model Counting for Quantum Circu





ヘロト ヘロト ヘビト ヘビト

æ

Mayank Barad, Neel Shejwalkar, Maria Xu, J. García-Mallén, Y. | FPGA-Accelerated Weighted Model Counting for Quantum Circu

Motivation of Democratic use of FPGAs by Scientists Preliminary Results on Accuracy, Timing, Area, and Power wmc1





Mayank Barad, Neel Shejwalkar, Maria Xu, J. García-Mallén, Y. I FPGA-Accelerated Weighted Model Counting for Quantum Circu

イロト イボト イヨト イヨト



# FPGA-Accelerated Weighted Model Counting for Quantum Circuit Simulation

#### Mayank Barad, Neel Shejwalkar, Maria Xu, J. García-Mallén, Y. Huang

Rutgers University

Thank You!

Mayank Barad, Neel Shejwalkar, Maria Xu, J. García-Mallén, Y. | FPGA-Accelerated Weighted Model Counting for Quantum Circu

• • = • • = •