## The memory hierarchy: Locality and cache memories

Yipeng Huang

Rutgers University

April 4, 2024

#### Table of contents

Cache, memory, storage, and network hierarchy trends

Static random-access memory (registers, caches)

Dynamic random-access memory (main memory)

Solid state and hard disk drives (storage)

Locality: How to create illusion of fast access to capacious data

Spatial locality

Temporal locality

Caches: motivation

Hardware caches supports software locality

Software locality exploits hardware caches

Cache placement policy (how to find data at address for read and write hit)

Fully associative cache

Direct-mapped cache

Set-associative cache

PA5: Simulating a cache and optimizing programs for caches

# Cache, memory, storage, and network hierarchy trends

- Assembly programming view of computer: CPU and memory.
- Full view of computer architecture and systems: +caches, +storage, +network




Figure: Memory hierarchy. Image credit CS:APP

# Cache, memory, storage, and network hierarchy trends




Figure: Widening gap: CPU processing time vs. memory access time. Image credit CS:APP

#### Topic of this chapter:

- Technology trends that drive CPU-memory gap.
- How to create illusion of fast access to capacious data.

## Static random-access memory (registers, caches)

- SRAM is bistable logic
- Access time: 1 to 10 CPU clock cycles
- Implemented in the same transistor technology as CPUs, so improvement has matched pace.




Figure: SRAM operating principle. Image credit Wikimedia

# Dynamic random-access memory (main memory)

- Needs refreshing every 10s of milliseconds
- 8GB typical in laptop; 1TB on each ilab machine
- Access time: 100CPU clock cycles
- Memory gap: DRAM technological improvement slower relative to CPU/SRAM.




Figure: DRAM operating principle. Image credit ocw.mit.edu

# CPU / DRAM main memory interface




Figure: Memory Bus. Image credit CS:APP

➤ DDR4 bus standard supports 25.6GB/s transfer rate




Figure: Intel 2020 Gulftown die shot. Image credit AnandTech

# Solid state and hard disk drives (storage)

#### Technology

- ▶ SSD: flash nonvolatile memory stores data as charge.
- ► HDD: magnetic orientation.
- ► Access time: 100K CPU clock cycles

For in-depth on storage, file systems, and operating systems, take:

- CS214 Systems Programming
- CS416 Operating Systems Design

Since summer 2021, LCSR (admins of iLab) have moved the storage systems that supports everyone's home directories to SSD. https://resources.cs.rutgers.edu/docs/file-storage/storage-technology-options/




Figure: SSD. Image credit CS:APP




Figure: HDD. Image credit CS:APP

## I/O interfaces




Figure: I/O Bus. Image credit CS:APP

### Storage interfaces

- ➤ SATA 3.0 interface (6Gb/s transfer rate) typical
- ▶ PCIe (15.8 GB/s) becoming commonplace for SSD
- But interface data rate is rarely the bottleneck.

# For in-depth on computer network layers, take:

CS352 Internet Technology

# Cache, memory, storage, and network hierarchy trends




Figure: Widening gap: CPU processing time vs. memory access time. Image credit CS:APP

#### Topic of this chapter:

- Technology trends that drive CPU-memory gap.
- How to create illusion of fast access to capacious data.

#### Table of contents

Cache, memory, storage, and network hierarchy trends

Static random-access memory (registers, caches)

Dynamic random-access memory (main memory)

Solid state and hard disk drives (storage)

Locality: How to create illusion of fast access to capacious data

Spatial locality

Temporal locality

Caches: motivation

Hardware caches supports software locality

Software locality exploits hardware caches

Cache placement policy (how to find data at address for read and write hit)

Fully associative cache

Direct-mapped cache

Set-associative cache

PA5: Simulating a cache and optimizing programs for caches

# Locality: How to create illusion of fast access to capacious data

From the perspective of memory hierarchy, locality is using the data in at any particular level more frequently than accessing storage at next slower level.

First, let's experience the puzzling effect of locality in sumArray.c

- sumArrayRows()
- sumArrayCols()

#### Well-written programs maximize locality

- Spatial locality
- Temporal locality

# Spatial locality

```
1 double dotProduct (
2    double a[N],
3    double b[N],
4 ) {
5    double sum = 0.0;
6    for(size_t i=0; i<N; i++) {
7        sum += a[i] * b[i];
8    }
9    return sum;
10 }</pre>
```

#### Spatial locality

- Programs tend to access adjacent data.
- Example: stride 1 memory access in a and b.

## Temporal locality

```
1 double dotProduct (
2    double a[N],
3    double b[N],
4 ) {
5    double sum = 0.0;
6    for(size_t i=0; i<N; i++) {
7       sum += a[i] * b[i];
8    }
9    return sum;
10 }</pre>
```

#### Temporal locality

- Programs tend to access data over and over.
- ► Example: sum gets accessed *N* times in iteration.

#### Table of contents

Cache, memory, storage, and network hierarchy trends

Static random-access memory (registers, caches)

Dynamic random-access memory (main memory)

Solid state and hard disk drives (storage)

Locality: How to create illusion of fast access to capacious data

Spatial locality

Temporal locality

Caches: motivation

Hardware caches supports software locality

Software locality exploits hardware caches

Cache placement policy (how to find data at address for read and write hit)

Fully associative cache

Direct-mapped cache

Set-associative cache

PA5: Simulating a cache and optimizing programs for caches

# CPU / cache / DRAM main memory interface




Figure: Cache resides on CPU chip close to register file. Image credit CS:APP




Figure: Intel 2020 Gulftown die shot. Image credit AnandTech




Figure: Cache stores a temporary copy from the slower main memory. Image credit CS:APP

## CPU / cache / DRAM main memory interactions




Figure: Cache stores a temporary copy from the slower main memory. Image credit CS:APP

#### When CPU loads (LD) from memory

- Cache read hit
- Cache read miss

#### When CPU stores (ST) to memory

- Cache write hit
- Cache write miss

#### Table of contents

Cache, memory, storage, and network hierarchy trends

Static random-access memory (registers, caches)

Dynamic random-access memory (main memory)

Solid state and hard disk drives (storage)

Locality: How to create illusion of fast access to capacious data

Spatial locality

Temporal locality

Caches: motivation

Hardware caches supports software locality

Software locality exploits hardware caches

Cache placement policy (how to find data at address for read and write hit)

Fully associative cache

Direct-mapped cache

Set-associative cache

PA5: Simulating a cache and optimizing programs for caches

# Cache placement policy (how to find data at address for read and write hit)

#### Several designs for caches

- ► Fully associative cache
- ▶ Direct-mapped cache
- N-way set-associative cache

Cache design options use *m*-bit memory addresses differently

- ► *t*-bit tag
- s-bit set index
- ▶ *b*-bit block offset




Figure: Memory addresses. Image credit CS:APP




Figure: Fully associative cache. Image credit CS:APP

*m*-bit memory address split into:

- ► *t*-bit tag
- ▶ *b*-bit block offset




Figure: Fully associative cache. Image credit CS:APP

#### b-bit block offset

- $\blacktriangleright$  here, b=3
- The number of bytes in a block is  $B = 2^b = 2^3 = 8$
- A block is the minimum number of bytes that can be cached
- Good for capturing spatial locality, short strides




Figure: Fully associative cache. Image credit CS:APP

#### *t*-bit tag

- ▶ here, t = m b = m 3
- When CPU wants to read from or write to memory, all t-bits in tag need to match for read/write hit.




Figure: Fully associative cache. Image credit CS:APP

### Full associativity

- Blocks can go into any of E ways
- ightharpoonup Here, E=3
- Good for capturing temporal locality: cache hits can happen even with intervening reads and writes to other tags.




Figure: Fully associative cache. Image credit CS:APP

### Capacity of cache

- ► Total capacity of fully associative cache in bytes:  $C = EB = E * 2^b$
- ► Here,  $C = E * 2^b = 3 * 2^3 = 24$ bytes




Figure: Fully associative cache. Image credit CS:APP

#### Strengths

- Blocks can go into any of E-ways.
- ► Hit rate is only limited by total capacity.

#### Weaknesses

- Searching across all valid tags is expensive.
- Figuring out which block to evict on read/write miss is also expensive.
- ► Requires a lot of Sqc 25/38




Figure: Direct-mapped cache. Image credit CS:APP

# *m*-bit memory address split into:

- ► *t*-bit tag
- ▶ *s*-bit set index
- ▶ *b*-bit block offset




Figure: Direct-mapped cache. Image credit CS:APP

#### b-bit block offset

- $\blacktriangleright$  here, b=3
- The number of bytes in a block is  $B = 2^b = 2^3 = 8$
- A block is the minimum number of bytes that can be cached
- Good for capturing spatial locality, short strides




Figure: Direct-mapped cache. Image credit CS:APP

#### s-bit set index

- $\blacktriangleright$  here, s=2
- The number of sets in cache is  $S = 2^s = 2^2 = 4$
- A hash function that limits exactly where a

block can go

 Good for further increasing ability to exploit spatial locality, short strides




Figure: Direct-mapped cache. Image credit CS:APP

#### *t*-bit tag

- here, t = m s b = m 2 3
- When CPU wants to read from or write to memory, all t-bits in tag need to match for read/write hit.




Figure: Direct-mapped cache. Image credit CS:APP

#### Direct mapping

► In direct-mapped cache, blocks can go into only one of *E* = 1 way




Figure: Direct-mapped cache. Image credit CS:APP

#### Capacity of cache

Total capacity of fully associative cache in bytes:

$$C = SEB = 2^s * E * 2^b$$

► Here,  $C = 2^s * E * 2^b = 2^2 * 1 * 2^3 = 32$  bytes




Figure: Direct-mapped cache. Image credit CS:APP


#### Strengths

- ► Simple to implement.
- No need to search across tags.

#### Weaknesses

- Can lead to surprising thrashing of cache with unfortunate access patterns.
- Unexpected conflict misses independent of cache capacity.

## *E*-way set-associative cache



Cache size:  $C = B \times E \times S$  data bytes

#### Figure: Direct-mapped cache. Image credit CS:APP

#### Strengths

- ▶ Blocks can go into any of *E*-ways, increases ability to support temporal locality, thereby increasing hit rate.
- ➤ Only need to search across *E* tags. Avoids costly searching across all valid tags.
- Avoids conflict misses due to unfortunate access patterns.

## *E*-way set-associative cache





Figure: Direct-mapped cache. Image credit CS:APP

#### Used in practice in, e.g., a recent Intel Core i7:

- C = 32KB L1 data cache per core
- $S = 64 = 2^6 \text{ sets/cache}$ (s = 6 bits)
- ►  $E = 8 = 2^3$  ways/set
- $\triangleright$   $B = 64 = 2^6$  bytes/block (b = 6 bits)
- C = S \* E \* B
- Assuming memory addresses are m = 48, then tag size t = m - s - b =

## *E*-way set-associative cache



Cache size:  $C = B \times E \times S$  data bytes

Let's see textbook slides for a simulation

#### Table of contents

Cache, memory, storage, and network hierarchy trends

Static random-access memory (registers, caches)

Dynamic random-access memory (main memory)

Solid state and hard disk drives (storage)

Locality: How to create illusion of fast access to capacious data

Spatial locality

Temporal locality

Caches: motivation

Hardware caches supports software locality

Software locality exploits hardware caches

Cache placement policy (how to find data at address for read and write hit)

Fully associative cache

Direct-mapped cache

Set-associative cache

PA5: Simulating a cache and optimizing programs for caches

# PA5: Simulating a cache and optimizing programs for caches

#### Write a cache simulator

- 1. fullyAssociative
- 2. directMapped
- 3. setAssociative

#### Optimize some code for better cache performance

- 1. cacheBlocking
- 2. cacheOblivious

# PA5: Simulating a cache and optimizing programs for caches

#### A tour of files in the package

- trace files
- csim-ref