# The basics of logic design: Combinational logic

### Yipeng Huang

**Rutgers University** 

April 18, 2024

▲□▶ ▲□▶ ▲ ■ ▶ ▲ ■ かへで 1/35

## Table of contents

### Announcements

Transistors: The building block of computers

### Combinational logic

Basic gates More-than-2-input gates

### Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

### Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

### Class session plan

- Thursday, 4/18 & Tuesday, 4/23: Diving deeper: Digital logic. (CS:APP Chapter 4.2) (Recommended reading: Patterson & Hennessy, Computer organization and design, appendix on "The Basics of Logic Design." Available online via Rutgers Libraries)
- ► Thursday, 4/25: Survey of advanced topics in computer architecture.
- Tuesday, 5/7: 12:00-15:00, SERC 111, closed book, closed notes, no electronic devices, no calculator final exam.

## Table of contents

### Announcements

Transistors: The building block of computers

### Combinational logic

Basic gates More-than-2-input gates

### Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

### Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

## Computer organization Layer cake

- Society
- Human beings
- Applications
- Algorithms
- High-level programming languages
- Interpreters
- Low-level programming languages
- Compilers
- Architectures
- Microarchitectures
- Sequential/combinational logic

・ロト < 
同 ト < 
言 ト < 
言 ト 、 
言 、 
の へ 
の 
、 
5/35
</p>

- Transistors
- Semiconductors
- Materials science

# Why binary

## **Everything is bits**

- Each bit is 0 or 1
- By encoding/interpreting sets of bits in various ways
  - Computers determine what to do (instructions)
  - ... and represent and manipulate numbers, sets, strings, etc...
- Why bits? Electronic Implementation
  - Easy to store with bistable elements
  - Reliably transmitted on noisy and inaccurate wires



# To build logic, we need switches

### Vacuum tubes a.k.a. valves



Figure: Source: By Stefan Riepl (Quark48) -Self-photographed, CC BY-SA 2.0 https://commons.wikimedia.org/w/ index.php?curid=14682022

### Transistors



- The first transistor. Developed at Bell Labs, Murray Hill, New Jeresy





### MOS: Metal-oxide-semiconductor

► A sandwich of conductor-insulator-semiconductor.

### FET: Field-effect transistor

Gate exerts electric field that changes conductivity of semiconductor.

## NMOS, PMOS, CMOS

## PMOS: P-type MOS

- positive gate voltage, acts as open circuit (insulator)
- negative gate voltage, acts as short circuit (conductor)

## NMOS: N-type MOS

- positive gate voltage, acts as short circuit (conductor)
- negative gate voltage, acts as open circuit (insulator)

## CMOS: Complementary MOS

- A combination of NMOS and PMOS to build logical gates such as NOT, AND, OR.
- ► We'll go to slides posted in supplementary material to see how they work.

# Combinational vs. sequential logic

## Combinational logic

- No internal state nor memory
- Output depends entirely on input
- Examples: NOT, AND, NAND, OR, NOR, XOR, XNOR gates, decoders, multiplexers.

## Sequential logic

- Has internal state (memory)
- Output depends on the inputs and also internal state
- Examples: latches, flip-flops, Mealy and Moore machines, registers, pipelines, SRAMs.

## Table of contents

### Announcements

Transistors: The building block of computers

### Combinational logic

Basic gates More-than-2-input gates

### Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

### Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

NOT gate





Table: Truth table for NOT gate

◆□ ▶ ◆ □ ▶ ◆ ■ ▶ ◆ ■ ▶ ○ ○ ○ 12/35

AND gate, NAND gate



1





Table: Truth table for AND gate

1

1

Table: Truth table for NAND gate

## OR gate, NOR gate





Table: Truth table for OR gate



#### Table: Truth table for NOR gate

・ロト ・ 日 ト ・ 目 ト ・ 目 ・ つ へ <sup>()</sup> 14/35

XOR gate, XNOR gate





Table: Truth table for XOR gate





Table: Truth table for XNOR gate

・ロト < 
一 ト < 
三 ト < 
三 ト < 
三 ト < 
、 2 ト < 
、 2 ト < 
、 2 ト < 
、 2 ト < 
、 2 ト < 
、 3 5 / 35
</p>

## More-than-2-input AND gate



Α	В	С	ABC
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Table: Truth table for three-input AND gate

## More-than-2-input OR gate



A	В	С	A + B + C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Table: Truth table for three-input OR gate

## Table of contents

### Announcements

Transistors: The building block of computers

### Combinational logic

Basic gates More-than-2-input gates

### Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

### Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

The set of logic gates {NOT, AND, OR} is universal



Figure: Source: CS:APP

・ロト < 
一 ト < 
三 ト < 
三 ト < 
三 ト < 
、 200 19/35
</p>

# The set of logic gates {NOT, AND, OR} is universal

Any truth table can be expressed as sum of products form. BXOR (Aandc)

20/35

## **Logical Completeness**

- Write each row with output 1 as a product (minterm).
- Sum the products (minterm).
- Forms a disjunctive normal form (DNF).
- $\blacktriangleright D = \overline{A}B\overline{C} + A\overline{B}C$
- Always only needs NOT, AND, OR gates.
- Supplementary slides example...

Can implement ANY truth table with AND, OR, NOT.



# The set of logic gates {NOT, AND, OR} is universal

- Any truth table can be expressed as sum of products form.
- Write each row with output 1 as a product (minterm).
- Sum the products (minterm).
- Forms a disjunctive normal form (DNF).
- $\blacktriangleright D = \overline{A}B\overline{C} + A\overline{B}C$
- Always only needs NOT, AND, OR gates.
- Supplementary slides example...



Figure: Source: CS:APP

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

21/35

Ũ<sup>Ĩ</sup> n71 15/nn Nam hTs 0 0 0 С С 0 5 0 0127456185 110111111 0 ) () 0 0 J S ( ( 0 1 ן ס ) C С C  $n(1) \vee n(2) \vee n(1) \vee n(0)$ ت ()

## The NAND gate is universal

### AND gate as two NAND gates

### NOT gate as a single NAND gate









Table:  $\overline{AB} = \overline{\overline{AB}} = 22/35$ 

## The NAND gate is universal

De Morgan's Law

### OR gate as three NAND gates





## The NOR gate is universal

### OR gate as two NOR gates

NOT gate as a single NOR gate









Table  $A + B = \overline{A + B}$  24/35

## The NOR gate is universal

De Morgan's Law

### AND gate as three NOR gates







# Combinational vs. sequential logic

## Combinational logic

- No internal state nor memory
- Output depends entirely on input
- Examples: NOT, AND, NAND, OR, NOR, XOR, XNOR gates, decoders, multiplexers.

## Sequential logic

- Has internal state (memory)
- Output depends on the inputs and also internal state
- Examples: latches, flip-flops, Mealy and Moore machines, registers, pipelines, SRAMs.

## Table of contents

### Announcements

Transistors: The building block of computers

### Combinational logic

Basic gates More-than-2-input gates

### Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

### Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

Decoders

# Takes n-bit input, uses it as an index to enable exactly one of 2<sup>n</sup> outputs Internal design of 1:2 decoder



#### Figure: Source: Mano & Kime

### Decoders

# Hierarchical design of decoder (2:4 decoder)

Takes n-bit input, uses it as an index to enable exactly one of  $2^n$  outputs



Figure: Source: Mano & Kime

## Decoders

### Decoder (3:8)

Hierarchical design: use small decoders to build bigger decoder

4 2-input ANDs 8 2-input ANDs  $-D_0$  $A_0$  $-D_1$  $A_1$  $-D_2$  $-D_3$ 2-to-4-Line decoder  $-D_4$  $D_5$  $A_2$ D 1-to-2-Line decoders  $-D_7$ 3-to-8 Line decoder 18 Pearson Education

Note: A<sub>2</sub> "selects" whether the 2-to-4 line decoder is active in th top half (A<sub>2</sub>=0) or the bottom (A<sub>2</sub>=1)

30/35

◆□▶ ◆□▶ ◆三▶ ◆三▶ ◆□▶

Figure: Source: Mano & Kime

Takes n-bit input, uses it as an index to enable exactly one of  $2^n$  outputs

# Multiplexers

Using n-bit selector input, select among one of  $2^n$  choices



Figure: Source: CS:APP

# Multiplexers

Using n-bit selector input, select among one of  $2^n$  choices



Figure: Source: CS:APP

# Multiplexers

### Internal mux organization

3-26

Selector Logic (selects which input "flows through") Decoder Enabler logic (takes inputs)  $S_1$  $4 \times 2$  AND-OR  $S_0$ Or gate "passes through" the nonzeroed out li Y Ь I<sub>3</sub> Only 1 AND gate passes "1" through AND gates "zero out" unselected li © 2008 Pearson Education. Inc. M. Morris Mano & Charles R. Kime

Figure: Source: Mano & Kime

≡ ▶ ∢ ≣ ▶ ≡ ∽ ९ **⊙** ≈ 33/35

LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Using n-bit selector input, select among one of  $2^n$  choices

## Table of contents

### Announcements

Transistors: The building block of computers

### Combinational logic

Basic gates More-than-2-input gates

### Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

### Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

# directMapped read logic

< □ > < □ > < □ > < Ξ > < Ξ > Ξ の < C 35/35