The basics of logic design: Sequential logic

Yipeng Huang

Rutgers University

April 23, 2024

◆□ ▶ ◆ □ ▶ ◆ ■ ▶ ◆ ■ かへで 1/27

Table of contents

Announcements

Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic SR latch SRAM cell

Announcements

Class session plan

- Tuesday, 4/23: Diving deeper: Digital logic. (CS:APP Chapter 4.2) (Recommended reading: Patterson & Hennessy, Computer organization and design, appendix on "The Basics of Logic Design." Available online via Rutgers Libraries)
- Thursday, 4/25: Survey of advanced topics in (quantum) computer
 architecture.
- Tuesday, 5/7: 12:00-15:00, SERC 111, closed book, closed notes, no electronic devices, no calculator final exam.

Table of contents

Announcements

Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic SR latch SRAM cell The set of logic gates {NOT, AND, OR} is universal



Figure: Source: CS:APP

<ロ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

The set of logic gates {NOT, AND, OR} is universal

- Any truth table can be expressed as sum of products form.
- Write each row with output 1 as a product (minterm).
- Sum the products
 (minterm).
 - Forms a disjunctive normal form (DNF).
 - $\blacktriangleright D = \overline{A}B\overline{C} + A\overline{B}C$
 - Always only needs NOT, AND, OR gates.
 - Supplementary slides example...

Logical Completeness

Can implement ANY truth table with AND, OR, NOT.



6/27

E: {0,2,6.85 input-[3=0] iapul [3] input (2) -input (21) mprf TOJ [22] [23] (0) dyric input(?) £ J 4 0 0 1 \bigcirc 0 0 0 2 0 0 5 ٢ 1 3 0 0 0 4 6 0 C **c**) \bigcirc 0 Ο (0 1 О 0 0 4 0 O 0 2 J 1 д 0 $\overline{E}: \left(\overline{J} - i\overline{Z} \cdot i\overline{I} \cdot i\overline{0}\right) \in \left(\overline{J} \cdot \overline{Z} \cdot i\overline{I} \cdot \overline{0}\right) \in \left(\overline{J} \cdot \overline{Z} \cdot \overline{I} \cdot \overline{0}\right) \in \left(\overline{J} \cdot \overline{Z} \cdot \overline{I} \cdot \overline{0}\right)$ sum of produits, ors - of - ands





 $\overline{\mathcal{E}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} + \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}}$ $= \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} + \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} = \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} + \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} + \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} + \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} - \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} + \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} - \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} + \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} + \overline{\mathcal{I}} \cdot \overline{\mathcal{I}} + \overline{\overline{\mathcal{I}} \cdot$

The set of logic gates {NOT, AND, OR} is universal

- Any truth table can be expressed as sum of products form.
- Write each row with output 1 as a product (minterm).
- Sum the products (minterm).
- Forms a disjunctive normal form (DNF).
- $\blacktriangleright D = \overline{A}B\overline{C} + A\overline{B}C$
- Always only needs NOT, AND, OR gates.
- Supplementary slides example...



Figure: Source: CS:APP

< □ ▶ < □ ▶ < ≧ ▶ < ≧ ▶ ≤ ≧ ∽ へ ○ 7/27

6 <u>9</u> G a X 6 1 0 0 1 0 0 0 1 0 0 1 0 1 0 1 0 0 0 1 0 1 0 1 0 1 0001 (0 ohn V char W w[1]_w[7:0] Comporter VCJ:0] UTJ (92n) (920 Comper Coju Coju (an cmpb

The NAND gate is universal

AND gate as two NAND gates

NOT gate as a single NAND gate









Table: $A\overline{B} \models \overline{\overline{AB}} < \Xi \rightarrow \Xi \rightarrow \% < 8/27$

The NAND gate is universal

De Morgan's Law

OR gate as three NAND gates





The NOR gate is universal

OR gate as two NOR gates

NOT gate as a single NOR gate



Table:
$$\overline{A} = \overline{A + A}$$







Table: $A + B = \overline{\overline{A} + \overline{B}}$ = $\Im \land \bigcirc$ 10/27

The NOR gate is universal

De Morgan's Law

AND gate as three NOR gates







Combinational vs. sequential logic

Combinational logic

- No internal state nor memory
- Output depends entirely on input
- Examples: NOT, AND, NAND, OR, NOR, XOR, XNOR gates, decoders, multiplexers.

Sequential logic

- Has internal state (memory)
- Output depends on the inputs and also internal state
- Examples: latches, flip-flops, Mealy and Moore machines, registers, pipelines, SRAMs.

<□ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Table of contents

Announcements

Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic SR latch SRAM cell Decoders

Takes n-bit input, uses it as an index to enable exactly one of 2ⁿ outputs Internal design of 1:2 decoder



Decoders

Hierarchical design of decoder (2:4 decoder)

Takes n-bit input, uses it as an index to enable exactly one of 2^n outputs



Figure: Source: Mano & Kime

Decoders

Decoder (3:8)

Hierarchical design: use small decoders to build bigger decoder

4 2-input ANDs 8 2-input ANDs $-D_0$ A_0 $-D_1$ A_1 $-D_2$ $-D_3$ 2-to-4-Line decoder $-D_4$ D_5 A_2 D_c 1-to-2-Line decoders $-D_7$ 3-to-8 Line decoder 18 Pearson Education

Note: A₂ "selects" whether the 2-to-4 line decoder is active in th top half (A₂=0) or the bottom (A₂=1)

16/27

・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・
 ・

Figure: Source: Mano & Kime

Takes n-bit input, uses it as an index to enable exactly one of 2^n outputs

Multiplexers

Using n-bit selector input, select among one of 2^n choices



Figure: Source: CS:APP

< □ ▶ < □ ▶ < ≧ ▶ < ≧ ▶ Ξ の < ♡ 17/27

Multiplexers

Using n-bit selector input, select among one of 2^n choices



Figure: Source: CS:APP

<ロト < 団 ト < 臣 ト < 臣 ト 臣 の < ? 18/27

Multiplexers

Internal mux organization

3-26

Selector Logic (selects which input "flows through") Decoder Enabler logic (takes inputs) S_1 4×2 AND-OR S_0 Or gate "passes through" the nonzeroed out li Y Ь I₃ Only 1 AND gate passes "1" through AND gates "zero out" unselected li © 2008 Pearson Education. Inc. M. Morris Mano & Charles R. Kime

LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Using n-bit selector input, select among one of 2^n choices

```
Figure: Source: Mano & Kime
```

Table of contents

Announcements

Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

4 ロ ト 4 団 ト 4 臣 ト 4 臣 ト 臣 の 4 で 20/27

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic SR latch SRAM cell



Table of contents

Announcements

Functional completeness

The set of logic gates {NOT, AND, OR} is universal The NAND gate is universal The NOR gate is universal

<ロ><()</p>

Combinational logic

Decoders Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic SR latch SRAM cell

Sequential logic



The simplest sequential logic element: The set/reset (SR) latch SR latch

• Latch constructed of cross-coupled NOR gates



The simplest sequential logic element: The set/reset (SR) latch SR latch ____



6 transistor SRAM cell



Figure: Source: Wikimedia

Asynchronous / Synchronous circuits



◆□ ▶ ◆□ ▶ ◆ ≧ ▶ ◆ ≧ ▶ ○ ڲ · ♡ ९ ℃ 27/27