

The basics of logic design: Combinational and sequential logic

Yipeng Huang

Rutgers University

December 4, 2025

Table of contents

Announcements

Transistors: The building block of computers

Combinational logic

Basic gates

More-than-2-input gates

Functional completeness

The set of logic gates {NOT, AND, OR} is universal

The NAND gate is universal

The NOR gate is universal

Combinational logic

Decoders

Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic

SR latch

SRAM cell

miniterm
maxterm

Announcements

Class session plan

- ▶ Thursday, 12/4: Diving deeper: Digital logic. (CS:APP Chapter 4.2)
(Recommended reading: Patterson & Hennessy, Computer organization and design, appendix on "The Basics of Logic Design." Available online via Rutgers Libraries)
- ▶ Tuesday, 12/9: Survey of advanced topics in (quantum) computer architecture.
- ▶ Thursday, 12/18: 16:00-19:00, Hill 114, closed book, closed notes, no electronic devices, no calculator final exam. Practice exam already posted under Canvas
-> class files -> exams.

Table of contents

Announcements

Transistors: The building block of computers

Combinational logic

- Basic gates

- More-than-2-input gates

Functional completeness

- The set of logic gates {NOT, AND, OR} is universal

- The NAND gate is universal

- The NOR gate is universal

Combinational logic

- Decoders

- Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic

- SR latch

- SRAM cell


Computer organization

Layer cake

- ▶ Society
- ▶ Human beings
- ▶ Applications
- ▶ Algorithms
- ▶ High-level programming languages
- ▶ Interpreters
- ▶ Low-level programming languages
- ▶ Compilers
- ▶ Architectures
- ▶ Microarchitectures
- ▶ Sequential/combinational logic
- ▶ Transistors
- ▶ Semiconductors
- ▶ Materials science

Everything is bits

- Each bit is 0 or 1
- By encoding/interpreting sets of bits in various ways
 - Computers determine what to do (instructions)
 - ... and represent and manipulate numbers, sets, strings, etc...
- Why bits? Electronic Implementation
 - Easy to store with bistable elements
 - Reliably transmitted on noisy and inaccurate wires



To build logic, we need switches


Vacuum tubes a.k.a. valves



Figure: Source: By Stefan Riepl (Quark48) - Self-photographed, CC BY-SA 2.0

<https://commons.wikimedia.org/w/index.php?curid=14682022>

Transistors



- ▶ The first transistor. Developed at Bell Labs, Murray Hill, New Jersey
- ▶ <https://www.bell-labs.com/about/locations/>

MOSFETs

MOS: Metal-oxide-semiconductor

- ▶ A sandwich of conductor-insulator-semiconductor.

FET: Field-effect transistor

- ▶ Gate exerts electric field that changes conductivity of semiconductor.

NMOS, PMOS, CMOS

PMOS: P-type MOS

- ▶ positive gate voltage, acts as open circuit (insulator)
- ▶ negative gate voltage, acts as short circuit (conductor)

NMOS: N-type MOS

- ▶ positive gate voltage, acts as short circuit (conductor)
- ▶ negative gate voltage, acts as open circuit (insulator)

CMOS: Complementary MOS

- ▶ A combination of NMOS and PMOS to build logical gates such as NOT, AND, OR.
- ▶ We'll go to slides posted in supplementary material to see how they work.

Combinational vs. sequential logic

Combinational logic

- ▶ No internal state nor memory
- ▶ Output depends entirely on input
- ▶ Examples: NOT, AND, NAND, OR, NOR, XOR, XNOR gates, decoders, multiplexers.

Sequential logic

- ▶ Has internal state (memory)
- ▶ Output depends on the inputs and also internal state
- ▶ Examples: latches, flip-flops, Mealy and Moore machines, registers, pipelines, SRAMs.

Table of contents

Announcements

Transistors: The building block of computers

Combinational logic

- Basic gates

- More-than-2-input gates

Functional completeness

- The set of logic gates {NOT, AND, OR} is universal

- The NAND gate is universal

- The NOR gate is universal

Combinational logic

- Decoders

- Multiplexers


PA6 Demo code: directMapped read logic

Sequential logic

- SR latch

- SRAM cell


NOT gate



A	\bar{A}
0	1
1	0


Table: Truth table for NOT gate

AND gate, NAND gate



A	B	AB
0	0	0
0	1	0
1	0	0
1	1	1


Table: Truth table for AND gate



A	B	\overline{AB}
0	0	1
0	1	1
1	0	1
1	1	0


Table: Truth table for NAND gate

OR gate, NOR gate



A	B	$A + B$
0	0	0
0	1	1
1	0	1
1	1	1


Table: Truth table for OR gate



A	B	$\overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0


Table: Truth table for NOR gate

XOR gate, XNOR gate



A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0


Table: Truth table for XOR gate



A	B	$\overline{A \oplus B}$
0	0	1
0	1	0
1	0	0
1	1	1

Table: Truth table for XNOR gate



More-than-2-input AND gate



A	B	C	ABC
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Table: Truth table for three-input AND gate

More-than-2-input OR gate



A	B	C	$A + B + C$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Table: Truth table for three-input OR gate

Table of contents

Announcements

Transistors: The building block of computers

Combinational logic

- Basic gates

- More-than-2-input gates

Functional completeness

- The set of logic gates {NOT, AND, OR} is universal

- The NAND gate is universal

- The NOR gate is universal

Combinational logic

- Decoders

- Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic

- SR latch

- SRAM cell

The set of logic gates {NOT, AND, OR} is universal






Figure: Source: CS:APP

The set of logic gates {NOT, AND, OR} is universal


- ▶ Any truth table can be expressed as sum of products form.
- ▶ Write each row with output 1 as a product (minterm).
- ▶ Sum the products (minterm).
- ▶ Forms a disjunctive normal form (DNF).
- ▶ $D = \bar{A}\bar{B}\bar{C} + A\bar{B}C$
- ▶ Always only needs NOT, AND, OR gates.
- ▶ Supplementary slides example...

Logical Completeness

Can implement ANY truth table with AND, OR, NOT.


A	B	C	D
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Sum of products
OR of AND clauses



1. **AND combinations that yield a "1" in the truth table.**

2. **OR the results of the AND gates.**



1 2 3 4 5 6 7 8 9


E: 0, 2, 6, 8

Input [3:0]

in ₀	in ₁	in ₂	in ₃	Output E
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0

output $z =$

$$\bar{m}_0 \bar{m}_1 \bar{m}_2 \bar{m}_3 \vee \bar{m}_0 \bar{m}_1 \bar{m}_2 m_3 \vee \bar{m}_0 m_1 \bar{m}_2 \bar{m}_3 \vee m_0 m_1 \bar{m}_2 \bar{m}_3$$



\bar{in}_0	\bar{in}_1	\bar{in}_2	\bar{in}_3	output C
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1

$$\text{output } C = (\bar{in}_0 \vee \bar{in}_1 \vee \bar{in}_2 \vee \bar{in}_3) \wedge \dots$$


Simplification

Digit	m_0	m_1	m_2	m_3	Output A
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
10	1	0	1	0	X
11	1	0	1	1	X
12	1	1	0	0	X
13	1	1	0	1	X
14	1	1	1	0	X
15	1	1	1	1	X

$$\bar{in}_0 = 0 \quad \bar{in}_0 = 1$$

$$\bar{in}_1 = 0 \quad in_1 = 1 \quad in_1 = 0 \quad \bar{in}_1 = 1$$

$\bar{in}_2 = 0$	$in_3 = 0$	0 T	4 F	12 X	8 T
$in_2 = 0$	$in_3 = 1$	1 F	5 T	13 X	9 T
$in_2 = 1$	$in_3 = 1$	3 T	7 T	15 X	11 X
$in_2 = 1$	$\bar{in}_3 = 0$	2 T	6 T	14 X	10 X



output $A = \bar{in}_2 \vee \bar{in}_0 \vee \bar{in}_0 in_1 in_2 in_3 \vee \bar{in}_0 in_1 in_2 in_3$

The set of logic gates {NOT, AND, OR} is universal

✓ Comp b
ZF

- ▶ Any truth table can be expressed as sum of products form.
- ▶ Write each row with output 1 as a product (minterm).
- ▶ Sum the products (minterm).
- ▶ Forms a disjunctive normal form (DNF).
- ▶ $D = \overline{A}B\overline{C} + A\overline{B}C$
- ▶ Always only needs NOT, AND, OR gates.
- ▶ Supplementary slides example...





Figure: Source: CS:APP

The NAND gate is universal


NOT gate as a single NAND gate



A	\overline{A}	AA	\overline{AA}
0	1	0	1
1	0	1	0

Table: $\overline{A} = \overline{AA}$

AND gate as two NAND gates



A	B	AB	\overline{AB}	$\overline{\overline{AB}}$
0	0	0	1	0
0	1	0	1	0
1	0	0	1	0
1	1	1	0	1

Table: $AB = \overline{\overline{AB}}$



The NAND gate is universal

De Morgan's Law

A	B	\overline{A}	\overline{B}	$\overline{A} \overline{B}$	$A + B$	$\overline{\overline{A + B}}$
0	0	1	1	1	0	1
0	1	1	0	0	1	0
1	0	0	1	0	1	0
1	1	0	0	0	1	0


Table: $\overline{\overline{A} \overline{B}} = \overline{\overline{A + B}}$

OR gate as three NAND gates



The NOR gate is universal



NOT gate as a single NOR gate



A	\bar{A}	$A + A$	$\overline{A + A}$
0	1	0	1
1	0	1	0

Table: $\bar{A} = \overline{A + A}$

OR gate as two NOR gates



A	B	$A + B$	$\overline{A + B}$	$\overline{\overline{A + B}}$
0	0	0	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	0	1

Table: $A + B = \overline{\overline{A + B}}$



The NOR gate is universal

De Morgan's Law

A	B	\overline{A}	\overline{B}	$\overline{A} + \overline{B}$	AB	\overline{AB}
0	0	1	1	1	0	1
0	1	1	0	1	0	1
1	0	0	1	1	0	1
1	1	0	0	0	1	0

Table: $\overline{A} + \overline{B} = \overline{AB}$

AND gate as three NOR gates



Combinational vs. sequential logic

Combinational logic

- ▶ No internal state nor memory
- ▶ Output depends entirely on input
- ▶ Examples: NOT, AND, NAND, OR, NOR, XOR, XNOR gates, decoders, multiplexers.

Sequential logic

- ▶ Has internal state (memory)
- ▶ Output depends on the inputs and also internal state
- ▶ Examples: latches, flip-flops, Mealy and Moore machines, registers, pipelines, SRAMs.

Table of contents

Announcements

Transistors: The building block of computers

Combinational logic

- Basic gates

- More-than-2-input gates

Functional completeness

- The set of logic gates {NOT, AND, OR} is universal

- The NAND gate is universal

- The NOR gate is universal

Combinational logic

- Decoders

- Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic

- SR latch

- SRAM cell

Decoders

Takes n-bit input, uses it as an index to enable exactly one of 2^n outputs

Internal design of 1:2 decoder




Figure: Source: Mano & Kime

Decoders

Takes n -bit input,
uses it as an index
to enable exactly
one of 2^n outputs

Hierarchical design of decoder (2:4 decoder)





Figure: Source: Mano & Kime

Decoders

Decoder (3:8)

Hierarchical design: use small decoders to build bigger decoder



Note: A_2 “selects” whether the 2-to-4 line decoder is active in the top half ($A_2=0$) or the bottom ($A_2=1$)


Takes n -bit input, uses it as an index to enable exactly one of 2^n outputs

Figure: Source: Mano & Kime

t s b

$$S = Z$$

$$S = Z^S = 4$$



Multiplexers

Using n-bit
selector input,
select among one
of 2^n choices




Figure: Source: CS:APP

Multiplexers

Using n -bit selector input, select among one of 2^n choices





Figure: Source: CS:APP


$f(s, b)$

$$s = 2$$

$$S = 2^2 = 4$$



movb(\$rdi,\$rax)



$$\begin{aligned} \text{total cap} &= S \times E \times B \\ &= 2 \times 1 \times 1 = 2 \text{ byte} \end{aligned}$$

$$\begin{aligned} I &= B = 2^b = 2^0 \\ S &= 2^s = 2^1 \end{aligned}$$

read-addr [I=0]:

tag s=1 b=0

wire tag:

assign tag = read-addr[1];


Multiplexers

wire sel_index;
asking sel_index = read_addr[0];

Internal mux organization

3-26

Using n-bit
selector input,
select among one
of 2^n choices



© 2008 Pearson Education, Inc.
M. Morris Mano & Charles R. Kime
LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Figure: Source: Mano & Kime

Table of contents

Announcements

Transistors: The building block of computers

Combinational logic

- Basic gates

- More-than-2-input gates

Functional completeness

- The set of logic gates {NOT, AND, OR} is universal

- The NAND gate is universal

- The NOR gate is universal

Combinational logic

- Decoders

- Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic

- SR latch

- SRAM cell

directMapped read logic

Table of contents

Announcements

Transistors: The building block of computers

Combinational logic

- Basic gates

- More-than-2-input gates

Functional completeness

- The set of logic gates {NOT, AND, OR} is universal

- The NAND gate is universal

- The NOR gate is universal

Combinational logic

- Decoders

- Multiplexers

PA6 Demo code: directMapped read logic

Sequential logic

- SR latch

- SRAM cell

Sequential logic




Figure: Source: Mano & Kime

The simplest sequential logic element: The set/reset (SR) latch

SR latch

- Latch constructed of cross-coupled NOR gates





Figure: Source: Mano & Kime

The simplest sequential logic element: The set/reset (SR) latch

SR latch



R	S	Q	\overline{Q}
0	0	Q	\overline{Q}
0	1	1	0
1	0	0	1
1	1		

Hold previous value

Figure: Source: Mano & Kime

6 transistor SRAM cell





Figure: Source: Wikimedia

Asynchronous / Synchronous circuits

Timing

Circuit:



Voltages over time:

